| 
     | 
    
     | 
    
     | 
    
     | 
  
      
    
check float add
The check float add command enables float checking for the specified nodes. The allowed nodes are Verilog nets and VHDL signals of type std_logic and std_logic_vector (other types are silently ignored).
Syntax
check float add
[-r] [-in] [-out] [-inout] [-internal] [-ports]<node_name>Arguments
-rSpecifies that float checking is enabled recursively into subregions. Optional; if omitted, float check enabling is limited to the current region.
-inEnables checking on nodes of mode IN. Optional.
-outEnables checking on nodes of mode OUT. Optional.
-inoutEnables checking on nodes of mode INOUT. Optional.
-internalEnables checking on internal items. Optional.
-portsEnables checking on nodes of modes IN, OUT, or INOUT. Optional.
<node_name>Enables checking for the named node(s). Required.
See also
| 
     Model Technology Incorporated Voice: (503) 641-1340 Fax: (503)526-5410 www.model.com sales@model.com  | 
  
| 
     | 
    
     | 
    
     | 
    
     |