|
|
| Name: | NOT |
| Output Description: | OUT = inverse of input |
| Input Description: | IN = 1 input |
 |
In Verilog HDL, you must use the built-in not gate primitive to implement the NOT logic function. Go to Using a Verilog HDL Gate Primitive for more information. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |