

# ISE Foundation 5.2i Manual for FPGA design

Insight Korea Xilinx FAE Team

2003. 6. 20

ISE Foundation 5.2i( ISE5.2i) Xilinx Design  
Software FPGA CPLD Design Entry, Synthesis,  
Verification, Simulation

) ISE 5.2i Windows XP and Windows 2000 OS  
(Windows98 ISE5.2i . Xilinx Tools 4.2i  
.)

) 1. ISE 5.2i XC4000  
( XC4000, Spartan / SpartanXL ex: XCS30, XC30XL )  
S/W

<http://www.xilinx.com/publications/matrix/softmatrix.pdf>

Tutorial Virtex2 Family XC2V40-4FG256C Target board DPRAM  
LAB

ISE 5.2i Manual VHDL, VHDL

1. ISE5.2i
2. ISE5.2i
- 3.
4. Synthesize
5. Implementation
6. User Constraints ( Pin Assignment )
7. Modelsim Simulation
8. Downloading
9. Testbench Examples
10. Revision Table



## 2. ISE5.2i

ISE 5.2i

Project Navigator

..



< 2 >

Project Navigator

## 3.

ISE 5.2i

Project Navigator

Double

Project

Navigator

window가

..

가

Source in Project

Process


Process for

Current Source

Console

display


Editor



< 3 > Project Navigator window

# 3.1 Making New project


Virtex2 8bit \* 16 Dual Port Block Memory  
 LAB LAB Block diagram . 2 Clock 가  
 Dual Block Memory Write only port Read only port 가 .




Project ISE 5.2i

Project Navigator [File > New Project](#)

< 4> New Project



< 4 > Project Navigator New Project



< 5 > New Project \* Device \*


- Project Name :
- Project Location : Working Directory
- Device Family : Device Family
- Device : Device Package
- Design Flow : Synthesis tool

< > XST Xilinx Synthesis Tool . PC Simplify가 ,  
 Synthesis .

New Project OK Project  
 Working Directory \ Work \ FPGA\_manual Folder

## 3.2 Making Program file

Project Navigator    Menu    **Project > New Source**    Click    Source in Project  
New source



<    6 > New Source

| VHDL      | Source | VHDL Module | File |
|-----------|--------|-------------|------|
| .vhd file | .      | Main        | .    |


<    > Source

- User Document     :     가                         가     .
- VHDL Module       :     Source     VHDL             .
- Schematic          :     Source     schematic           .
- VHDL Test Bench   :   ModelSim                             Test Bench
  
- Implementation Constraints File : UCF

[    ]                     가                     Define VHDL source

| Port Name | Direction | main.vhd | VHDL |
|-----------|-----------|----------|------|
|           |           |          |      |


Bus signal range



< 7 > Define VHDL Source

HDL Source

Project Navigator : Project -> Add copy of Source...




< 8 > Add Copy of source

“New Source...” Source

Project Navigator가





< 9 > New Source VHDL file Project Navigator

HDL source main.vhd

Architecture User application

ISE5.2i

“Language Templates”

DCM function

Core Generator

Dual Port Block Memory core

### 3.3 Language Template



Project Navigator VHDL ( Verilog HDL)

Language

Templates

HLD Standard

Language Templates



```
DCM    BUFG          clka    clkb

architecture Behavioral of main is
component BUFG port ( I : in std_logic; O : out std_logic );
end component;

component DCM
  generic (
    DLL_FREQUENCY_MODE : string := "LOW";
    DUTY_CYCLE_CORRECTION : boolean := TRUE;
    STARTUP_WAIT : boolean := FALSE
  );
  port ( CLKIN      : in  std_logic;
        CLKFB      : in  std_logic;
        DSSEN      : in  std_logic;
        PSINCDEC   : in  std_logic;
        PSEN       : in  std_logic;
        PSCLK      : in  std_logic;
        RST        : in  std_logic;
        CLK0       : out std_logic;
        CLK90      : out std_logic;
        CLK180     : out std_logic;
        CLK270     : out std_logic;
        CLK2X      : out std_logic;
        CLK2X180   : out std_logic;
        CLKDV      : out std_logic;
        CLKFX      : out std_logic;
        CLKFX180   : out std_logic;
        LOCKED     : out std_logic;
        PSDONE     : out std_logic;
        STATUS     : out std_logic_vector(7 downto 0)
  );
end component;

signal GND : std_logic;
signal CLKa_W, clkb_w: std_logic;
signal CLKa_1X, clkb_1x: std_logic;

begin
```

```
GND <= '0';
```

```
U_DCMa: DCM          -- DCM Instantiation for clka
```

```
  port map (
```

```
    CLKIN =>    CLKa,  
    CLKFB =>    CLKa_1x,  
    DSSSEN =>    GND,  
    PSINCDEC => GND,  
    PSEN =>     GND,  
    PSCLK =>    GND,  
    RST =>      reset,  
    CLK0 =>     CLKa_W,  
    LOCKED =>   LOCK_outa  
  );
```

```
U_BUFGa: BUFG
```

```
  port map (  I => CLKa_W,  
             O => CLKa_1X  
            );
```

```
U_DCMb: DCM          -- DCM Instantiation for clk b
```

```
  port map (
```


```
    CLKIN =>    CLKb,  
    CLKFB =>    CLKb_1x,  
    DSSSEN =>    GND,  
    PSINCDEC => GND,  
    PSEN =>     GND,  
    PSCLK =>    GND,  
    RST =>      reset,  
    CLK0 =>     CLKb_W,  
    LOCKED =>   LOCK_outb  
  );
```

```
U_BUFGb: BUFG
```

```
  port map (  I => CLKb_W,  
             O => CLKb_1X  
            );
```

```
end Behavioral;
```






< 12>  
 mydp16x32      DPRAM      Parameters  
 , Generate Icon      , 16bit x 32depth      1 input 1 output      가      DPRAM core  
 가

“ ”      Core Generator      DPRAM core  
 Coregenerator

Project Navigator      ,      Core Generator      DPRAM IP core가      <  
 13>      “Source In project”




< 13 >

Language Templates

User Ipcore가

ISE Navigator



“mydp16x32” Core IP main.vhd Port mapping

“Language Templates” Coregen

mydp16x32

Core Instantiation Information

|           |                     |                  |              |          |
|-----------|---------------------|------------------|--------------|----------|
| TOP file  | Main.vhd            | mydp16x32        | Port Mapping | Language |
| Templates | component mydp16x32 | port map         | Main.vhd     | ,        |
| Source    | Entity              | Port "mydp16x32" | Port mapping | .        |

```

component mydp16x32
  port (
    addra      : IN std_logic_VECTOR(4 downto 0);
    addrb      : IN std_logic_VECTOR(4 downto 0);
    clka: IN std_logic;
    clkb: IN std_logic;
    dina: IN std_logic_VECTOR(15 downto 0);
    doutb      : OUT std_logic_VECTOR(15 downto 0);
    wea: IN std_logic);
end component;

```

```
begin
```

```
mem_blk : mydp16x32
```

```
port map (
  addra      => adda,
  addrb      => addb,
  clka       => CLKa_1X,
  clkb       => CLKb_1X,
  dina       => data_in,
  doutb      => data_out,
  wea        => wr_en);
```


|           |                |   |        |   |
|-----------|----------------|---|--------|---|
|           | Source         | . | source | 가 |
| Synthesis | Implementation | . |        |   |



# 4. Synthesize


ISE 5.2i ISE Synthesis Tool XST(Xilinx Synthesis Technology)  
 XST HDL design synthesize .NGC 가 Netlist

Synthesize Processes for Current Source  
 Synthesize Synthesize Default Option  
 Synthesize Properties.. ....



< 15 > Processes for Current Source Properties

Process Properties가



< 16 > Synthesis Option Properties

Synthesis Options ...

- Optimization Goal 가 value ( Speed, Area)가

speed

CPLD

3

macrocell


2

signal

Area

...

Figure 3.8 Reducing Levels of Logic



- Optimization Effort high Compile Properties
- synthesis optimization multiple optimization .
- Process Properties
- default Normal
- Default

## 4.1 View RTL Schematic



HDL


“View RTL Schematic”

Top

Block - diagram

Sub - diagram








< 18> RTL schematic Sub diagram


Hierarchy subdiagram .

# 5. Implementation



## 5.1 Translate


XST synthesis Netlist .NGC 가  
.NGD  
Netlist Import  
Optimisation  
Translate to physical elements  
Design Rule Check  
Device Info (device, package, speed grade)  
Utilisation Report




Error Warning Report NGDbuild  
Log .bld .ngd Translation Report  
< 21 > Translation Report

## 5.2 Mapping

Logic Element CLB IOB Physical Element  
Map Report








| 1  | Pin Number | Signal Name  | Pin Usage |
|----|------------|--------------|-----------|
| 2  |            |              |           |
| 3  |            |              |           |
| 4  |            |              |           |
| 5  | A1         |              |           |
| 6  | A2         |              |           |
| 7  | A3         |              |           |
| 8  | A4         |              |           |
| 9  | A5         | data_out<1>  | I0B       |
| 10 | A6         |              |           |
| 11 | A7         | addb<4>      | I0B       |
| 12 | A8         | data_out<11> | I0B       |
| 13 | A9         | data_in<6>   | I0B       |
| 14 | A10        | data_in<8>   | I0B       |
| 15 | A11        |              |           |
| 16 | A12        | data_out<13> | I0B       |
| 17 | A13        |              |           |
| 18 | A14        |              |           |
| 19 | A15        |              |           |

< 24> Pad Report

가 UCF                      Pin Assignment                      가                      Implementation  
 Report file                      .


Generate Post-Place & Route Static Timing                      Path  
 Timing information                      .                      가                      Path delay                      가                      Path delay





Timing Analyzer

Timing




< 25 > Timing Analyzer

“Analyze against Timing Constraints”

Timing Constraint

fitting



< 26 > Timing Analyzer Timing Constraints Analysis Report


Implement 가 가 Timing  
Option Error가 .

## 6. User Constraints ( Pin Assignment )

Auto Assignment project In/Out pin 가  
 Device Pin  
 Pin Assignment 가 가 "Edit Constraints(Text), Assign  
 Package Pins, Create Constraints Editor  
 UCF , Implementation

### 6.1 UCF

Project Navigator -> Project -> New Source...





< 27 > Implementation Constraints File

main.ucf Source in Project UCF  
 가 Pin Assignment  
 Timing Option Xilinx PACE Pin Assignment

### 6.2 Assign Package Pins

Xilinx PACE




Pin Assignment GUI Pin Drag and Drop  
 Pin Assignment

# 6.3 Back-annotate Pins Location

Implementation P & R


Pin Assignment

Back-annotate Pin Locations



< 29> Back-annotate Pin Locations

Pin



main.ucf

Pad Report

Pin Assignment

가

Pin

## 6.4 Edit Constraints ( Text )

Edit Constraints

main.ucf

Text editor가

UCF


## 6.5 Create Timing Constraints

Constraints Editor


Pin Assignment

Create


Timing Constraints



&



Timing Option      Constraint Editor



Timing Constraint

main.ucf


Update

# 7. Modelsim Simulation

Modelsim simulator 3가 . Xilinx  
Modelsim MXE starter version .  
[MXE\\_5.6e\\_Full\\_installer.exe](#) . Modelsim License  
Xilinx Home page License , Windows  
-> -> Modelsim XE v5.6a -> Submit License Request  
. License . Source line  
. Modelsim MXE ( Modelsim Xilinx Edition ) , Modeltech  
Modelsim PE/SE .

## 7.1 Modelsim

Project Navigator Modelsim [Edit -> Preference](#)  
Partner Tools Modelsim Xilinx Edition version  
가 .  
-> Modelsim SE .






Xilinx                      Modelsim MXE Version                      Modelsim SE or PE  
 Modelsim                      Xilinx device                      Xilinx device Library                      Compile

Modelsim                      Directory                      Modelsim.ini                      “                      ”

Uncheck



Dos command


`complib -s mti_se -f all -l all -o c:\modeltech_5.7d\xilinx_libs`

PC


Modelsim                      Simulation                      Xilinx library                      Compile

## 7.2 Making Test Bench for Modelsim


Project Navigator      Project -> New source...      ,      “VHDL Test Bench



Window가      ,      button    Click      .  
entity가      TOP\_entity      .



Test Bench      ,      “tb\_main.vhd      .



Project Navigator      `tb_main.vhd`

Modelsim simulator가

Simulation

Processes for Current Source

## 7.3 Making Test-Bench file

Test bench file

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
USE ieee.std_logic_unsigned.all;

ENTITY testbench IS
END testbench;

ARCHITECTURE behavior OF testbench IS

    COMPONENT main
    PORT(
        reset : IN std_logic;
        wr_en : IN std_logic;
        clka : IN std_logic;
        clkb : IN std_logic;
        adda : IN std_logic_vector(4 downto 0);
        addb : IN std_logic_vector(4 downto 0);
        data_in : IN std_logic_vector(15 downto 0);
        lock_outa : OUT std_logic;
        lock_outb : OUT std_logic;
        data_out : OUT std_logic_vector(15 downto 0)
    );
    END COMPONENT;

    SIGNAL reset : std_logic := '1';
    SIGNAL wr_en : std_logic := '0';
    SIGNAL clka : std_logic := '0';
    SIGNAL clkb : std_logic := '0';
    SIGNAL lock_outa : std_logic;
    SIGNAL lock_outb : std_logic;
    SIGNAL adda : std_logic_vector(4 downto 0);
    SIGNAL addb : std_logic_vector(4 downto 0);
    SIGNAL data_in : std_logic_vector(15 downto 0);
    SIGNAL data_out : std_logic_vector(15 downto 0);
```

```
signal data_temp : std_logic_vector(4 downto 0);
```

```
BEGIN
```

```
    uut: main PORT MAP(  
        reset    => reset,  
        wr_en    => wr_en,  
        clka     => clka,  
        clk_b    => clk_b,  
        lock_outa => lock_outa,  
        lock_outb => lock_outb,  
        adda     => adda,  
        addb     => addb,  
        data_in  => data_in,  
        data_out => data_out  
    );
```

```
reset <= '0' after 200 ns;          -- ##          "1"  
                                   -- ## 100 ns      rst      1 -> 0  
clka <= not clka after 10 ns;      -- ## 10 ns      Event 가      , Clock Period = 20 ns  
clk_b <= not clk_b after 10 ns;
```

```
tb0 : process
```

```
    begin  
        wr_en <= '1'; wait for 150 ns;  
        wr_en <= '0'; wait for 150 ns;
```

```
    end process;
```

```
tb1 : PROCESS
```

```
    BEGIN
```

```
        if now = 0 ns then  
            data_temp <= (others => '0');  
            wait for 20 ns;  
        else  
            data_temp <= data_temp + 2 ;  
            wait for 20 ns;  
        end if;
```

```
    END PROCESS;
```

```
data_in <= "0000000000" & data_temp;
```

tb2 : PROCESS

BEGIN

if now = 0 ns then

adda <= (others => '0');

wait for 20 ns;

else

adda <= adda + 1 ;

wait for 20 ns;

end if;

END PROCESS;

tb3 : PROCESS

BEGIN

if now = 0 ns then

addb <= (others => '0');

wait for 140 ns;

else

addb <= addb + 1 ;

wait for 20 ns;

end if;

END PROCESS;


END;

--## 140 ns 가 , addb counter

--## 1 가


# 7.4 Modelsim Simulation

Test Bench file                      Project Navigator                      Processes                      “Simulate Behavioral VHDL Model”                      Simulation Delay                      가                      Functional ( Language level ) Simulation                      .                      Timing Simulation                      “Simulate Post-Place & Route VHDL”                      .                      Lab                      Functional simulation                      .




Simulate Behavioral VHDL Model

Modelsim simulator









## 8. Downloading

, Downloading file

Bit      PROM      MCS      MCS

PROM downloading

\*\* PROM      Implementation      BIT      XC2V40

Target      Configuration



XC2V40      XC18v00      XC17v00      PROM      XC2V40

Bit      PROM      Format      \*\*\*

### 8.1. PROM (MCS)

Project Navigator

Configure Device ( iMPACT )



PROM


“Prepare Configuration File”

JTAG


Downloading

“Configure Devices”






SystemACE file          Version          .



Memory fill value          Checksum          "FF"          .






Targeting    PROM    "Add"    .    PROM

"Add"    PROM    가    .    LAB    XC18V02-PC44



XC18V02 PROM    Add    .



"Generate Programming File"    BIT    "Add File"



Generate Programming File    main.bit





Main.bit  
chain


, File 가

FPGA가 Daisy

“ ”




main.mcs




## 8.2. Configuration into the board


LAB main.mcs 가 downloading cable  
 가 Downloading  
 PC Target board download cable , Target board



“Configure Device”




\*\*\* iMPACT XC18V02가 PC Target board가  
 Hardware  
 1. Cable ( Cable Vcc GND 가 ).  
 2. Cable 2 Cable Cross check .  
 3. PC Parallel port(Printer port)가 PC Tool




가 Programming

IMPACT PROM icon  
Programming







MCS PROM downloading

## 9. Testbench Examples

**Case1 :**

```
ENTITY testbench IS
```

```
END
```

```
ARCHITECTURE behavior OF testbench IS
```

```
    COMPONENT xxx
```

```
    PORT(reset1 : IN STD_LOGIC;
```

```
          reset2 : IN STD_LOGIC;
```

```
          ....);
```

```
    END COMPONENT;
```

```
    Signal reset1, reset2 : STD_LOGIC := '0';
```

```
BEGIN
```

```
    reset1 <= '0', '1' AFTER 100 ns;
```

```
    reset2 <= '0', '1' AFTER 100 ns, '0' AFTER 3000 ns, '1' AFTER 3100 ns;
```

```
END;
```

**Case2 :**

Clock

ENTITY testbench IS

END

ARCHITECTURE behavior OF testbench IS

COMPONENT xxx

PORT(clock1 : In STD\_LOGIC;

clock2 : In STD\_LOGIC;

clock3 : In STD\_LOGIC;

clock4 : In STD\_LOGIC;

...);

END COMPONENT;

CONSTANT half\_period : TIME := 50 ns;

CONSTANT full\_period : TIME := 100 ns;

SIGNAL clock1, clock2, clock3, clock4: STD\_LOGIC := '0';

BEGIN

clock1 <= NOT clock1 AFTER 50 ns;

clock2 <= NOT clock2 AFTER full\_period/2;

clk\_gen3:process

begin

wait for full\_period/2; clock3 <= '1';

wait for full\_period/2; clock3 <= '0';

end process;

clk\_gen4:process

begin

wait for half\_period\*2; clock4 <= '0';

wait for half\_period\*2; clock4 <= '1';

end process;

END;

### Case3 : Random

Case3-1 : 가 random .

```
SIGNAL sig_c : STD_LOGIC_VECTOR(2 DOWNTO 0);
BEGIN
  PROCESS
  BEGIN
    sig_c <= "000";    WAIT FOR 100 ns;
    sig_c <= "001";    WAIT FOR 100 ns;
    ....
    sig_c <= "110";    WAIT FOR 100 ns;
    sig_c <= "111";    WAIT FOR 100 ns;
  END PROCESS;
SIGNAL d_in : STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
  d_in <= "0000", "0001" after 20 ns, "0010" after 40 ns,
        "0011" after 60 ns , "0100" after 80 ns,
        "0101" after 100 ns, "0110" after 120 ns,
        "0111" after 140 ns;
  ....
  SIGNAL sig_a, sig_b : STD_LOGIC_VECTOR(7 DOWNTO 0);
  BEGIN
    sig_a <= "00010101";
    sig_b <= "00001101";
```

Case3-2 : random

```
SIGNAL sig_a : STD_LOGIC_VECTOR(3 DOWNTO 0) := "0000";
BEGIN
  PROCESS
  BEGIN
    sig_a <= sia_a + 1;
    WAIT FOR 100 ns;
  END PROCESS;
```

## 10. Revision Table