






Q1 4-bit Manchester Carry Adder



4-bit Manchester Adder



$x_3 x_2 x_1 x_0$
 $y_3 y_2 y_1 y_0$



Delay = 7 MUX + 2 EX-OR + 1 AND = $7 \times 1.5 t_g + 3 t_g = 13.5 t_g$ $f = \frac{1}{13.5 t_g}$

Area = 16 AND + 13 1bit Adder

Each one bit adder is $3 A_g + 1.5 A_g = 4.5 t_g$

Area = $16 A_g + 13 \times 4.5 t_g$

Q2

$$A = 15.25_{10} = 1111.01_2 = 1.11101 \times 2^3 \quad e_A = 127 + 3 = 130 \quad s_A = 0$$

A packed 0 | 1000 0010 | 111010

$$B = -0.75_{10} = -0.11_2 = -1.1_2 \times 2^{-1} \quad e_B = 127 - 1 = 126 \quad s_B = 1$$

B packed 1 | 0111 1110 | 1000

Exponent $e_A > e_B$ $exp A - exp B =$

$$e_B = 01111110 \quad 2^{\text{Complement}} \quad \dots 110000010 \quad -e_B$$

$$\begin{array}{r} \dots 110000010 \\ - 010000010 \\ \hline 000000100 \end{array} \quad e_A - e_B = e_R$$

$e_A - e_B = 4$ shift significant of B by 4 bit to the right and Add to A

$$\begin{array}{r} 01.11101 \\ - 00.00011 \\ \hline \end{array} \quad \begin{array}{r} 001.11101 \\ 111.11101 \\ \hline \end{array}$$

$$001.11010 \quad M_R \times 2^4$$

There is no need to normalize, No need to Round off

Pack the results

0 | 1000 0010 | 1101

$s_R \quad e_R \quad M_R$

Architecture from Note

