


Question 1

Midterm Oct 15, 2018

Change $n_3 n_2 n_1 n_0$ Singed number
to $m_2 m_1 m_0$

- a)  for N^2
- b)  for $N^2 + 4$



CDEN 6501 Midterm Oct 15, 2018

Question 2

Selecting the breakdown of the 11 bit adder with minimizing delay as objective.


Options:

- 1) 2 2 | 2 | 2 | 3 | --- 4 8 ✓
- 2) 2 3 | 3 | 3 | --- 4 1/2 8
- 3) 2 2 | 3 | 4 | --- 4 1/2 8
- 4) 3 2 | 1 | 4 | --- 5 5
- 5) 1 1 1 1 1 2 | 2 | 2 | 2 | --- 4 8 ✓

Hence delay minimization is the objective.
Option 1 or 5 are both optimum
so we look for optimum ones within option 1 &
option 1) $(5+9) \text{MUX} + 20 \text{FA}$
option 2) $(6+10) \text{MUX} + 21 \text{FA}$ } ✓



b)





The best scenario in term of delay is using 11bit Ripple adder + MUX + AND but an AND of 11in is not practical, so break down the adder to 5 & 6 Adder, each stage adds delay of MUX and AND gate.
So the carry select adder is faster.

Q3

- a) Both shift registers and barrel shifters are used for shifting data right or left. Barrel shifters shift several bits at the same time. Shift registers shift one bit at a time. For the same amount of shifts barrel shifters are faster than shift registers but have large areas.

b)



There is $\log_2 n = 3$ rows of muxes so the delay of 3 shifts = delay of 5 shifts = $3 \tau_m$