


Question 1

- ③ a) 1) For any fixed number of variables the circuit is the same and only the memory has to be programmed
 2) For any fixed number of variables, the area, delay and power is the same
 3) Evaluation of the delay, area and power is simple.
 4) Re-programming easy since only the memory has to be updated

③ b) $F(A, B, C) = A\bar{B} + \bar{A}B + AB + A\bar{B}C$
 $= A\bar{B} + B(A + \bar{A}) = A\bar{B} + B$


This is an OR gate



③ c)


with minimization

A	B	F
0	0	0
0	1	0
1	0	1
1	1	1



without minimization

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1




① d) 2 → 1 based delay → Δ

Look up delay $2\Delta + \frac{1}{2}\Delta$
 minimized

$3\Delta + \frac{1}{2}\Delta$
 without minimization

→ Q2 COEN 6501 Dec 2019

There are four states, idle, add and shift, shift and stop
 assume idle = "00", shift and add, "01", shift "10" and stop "11"



$y_1 y_0$	$y_1^+ y_0^+$	00	01	11	10	S
00	00	1	0	0	0	0
01	01	0	1	0	0	1
11	11	0	0	1	0	0
10	10	0	0	0	1	0

$y_1 y_0$	$y_1^+ y_0^+$	00	01	11	10
00	00	1	0	0	0
01	01	0	1	0	0
11	11	0	0	1	0
10	10	0	0	0	1

$y_1^+ = \bar{L} + N + y_1 y_0$


$y_1 y_0$	$y_1^+ y_0^+$	00	01	11	10
00	00	0	0	0	0
01	01	0	1	0	0
11	11	0	0	1	0
10	10	0	0	0	1

$y_0^+ = L + N + y_1 y_0$

$y_1 y_0$	$y_1^+ y_0^+$	00	01	11	10
00	00	1	0	0	0
01	01	0	1	0	0
11	11	0	0	1	0
10	10	0	0	0	1

$S = N + y_1 y_0$


Using D-FF



→ Q3

a) There are 5 paths in the circuit

- Path 1: D1 - G1 - G3 - G4 - D3
- Path 2: D1 - G2 - G3 - G4 - D3
- Path 3: D2 - G2 - G3 - G4 - D3
- Path 4: D2 - G4 - D3
- Path 5: D3 - G5 - G1 - G3 - G4 - D3



b) All paths share G3 and G4. G1 & G2 have similar loading but tp of AND is twice of the NAND that leaves the critical path to be either path 1 or path 5.

The difference between Path 1 and Path 5 is the inverter and its loading which is much less than the loading on D1 due to G1 and G3 loading so, it is expected the path 1 will be the critical path.

Path 1 - Combinational logic

$$t_{CL} = 0.35 \times 2 + 0.3(1.5 + 2) + 0.5 + 0.2 * 1 + 0.15 * 3 + 1 + 0.3 * 1 + 0.25 * 2.5 + 0.75 + 0.25 * 1 + 0.2 * 3.5 = 6.52 + 1.5 = 8.025 \text{ - Skew}$$

Path 5

$$0.3 * 1 + 0.35 * 0.15 + 0.05 * 2 + 0.1 + 0.5 + 0.15 * 3 + 0.2 + 1 + 0.25 + 0.3 + 0.75 + 0.2(3.5) + 0.25 + 1.5 = 7.275 \text{ - Skew}$$

Path 1 is the critical path

$$\text{Delay} = 8.025 + 1^{SU} = 9.025 - 0.25^{t_{sc}} = 8.8$$

Max Frequency = 11.5 MHz

c) If we are running the circuit at 100 MHz the period is 10 ns

Slack time for the set up time

$$10 - (t_{Q} + t_{su}) + t_{sc} \quad t_{slack} = t_{required} - t_{arrival}$$

$$= 10 - (8.025 + 1) = 0.975 \text{ ns} + 0.25 = 1.175$$

for hold time we have to calculate the fastest path, which is

Path 4: D2 → G4 → D3

$$\text{Path 4} = 1.5 + 0.3(1.5 + 2.5) + 0.35 * 2 + 0.2 * 3.5 + 0.25 = 5.1 \text{ ns}$$


Slack time for hold time

$$5.1 - 0.5 = 4.6 \text{ ns} - t_{sc} = 4.6 - 0.25 = 4.35$$

Q4

$6_{10} \rightarrow 0110_2$
 $-6_{10} \rightarrow 1010$

Hardware required to get -6




Booth Multiplier

$$\begin{array}{r} 10100 \\ -1 \end{array}$$


$20 \rightarrow 010100$
 $-20 \rightarrow 101100$
 $-40 \rightarrow 1011000$

Hardware to get -20



Addition

$$\begin{array}{r} 11011000 \\ 100010 \end{array}$$




Delay = $t_a + 3t_g$

Alternate


If we code 20

$$\begin{array}{r} 01010000 \\ +1 \end{array}$$

$$\begin{array}{r} 00000000 \\ 111010 \\ 1010 \end{array}$$



Delay $t_a + 3t_g$



Decoder for Booth Multiplier

Q5

use ieee library;
use ieee.std_logic_1164.all;

```

→ entity circuit is port (A,B: in std_logic; F: out std_logic); end circuit;
architecture structural of circuit is
    component inv_1 port (A: in std_logic; F: out std_logic); end component;
    component xor_2 port (A,B: in std_logic; F: out std_logic); end component;
    signal A1: std_logic;
begin
    L1: inv_1 portmap (A, A1);
    L2: xor_2 portmap (A1, B, F); end structural;

```

use ieee.std_logic_1164.all

```


→ entity generator is port (A,B: out std_logic); end generator;
architecture behavioral of generator is
begin
    process
        A <= '0'; B <= '0'; wait for 10 ns;
        A <= '0'; B <= '1'; wait for 10 ns;
        A <= '1'; B <= '0'; wait for 10 ns;
        A <= '1'; B <= '1'; wait for 10 ns;
    end process; end behavioral;

```

```

→ use ieee.std_logic_1164.all;
entity test_bench is end test_bench;
architecture behavioral of test_bench is
    component generator (A,B: out std_logic); end component;
    component circuit (A,B: in std_logic; F: out std_logic); end component;
    signal A, B, F: std_logic;
begin
    L1: generator portmap (A, B);
    L2: circuit portmap (A, B, F); end behavioral;


```



Q6

m_1	m_0	F	f_4	f_3	f_2	f_1	f_0
0	0	0	0	0	0	0	0
0	1	1	0	0	0	1	0
1	0	0	1	0	0	0	1
1	1	28	1	1	1	0	0

$f_0 = \bar{m}_0$
 $f_1 = \bar{m}_1 m_0$
 $f_2 = m_1 m_0$
 $f_3 = m_1$
 $f_4 = m_1 m_0$




Delay $2t_g$ and for a Double rail is t_g

Alternatively

$$\begin{array}{r}
 N^2 = \begin{array}{cc} m_1 & m_0 \\ \hline m_1 & m_0 \\ \hline m_1 m_0 & m_0 \\ \hline m_1 & m_1 m_0 \\ \hline m_1 + m_1 m_0 & m_0 \\ \hline m_1 m_0 & \\ \hline m_0(m_1 + m_1 m_0) & m_0 \\ \hline m_1(m_1 + m_1 m_0) & m_1 m_0 \end{array} \\
 \times N \\
 \hline
 \begin{array}{ccc} m_1(m_1 + m_1 m_0) & m_1 m_0 & \\ m_0(m_1 + m_1 m_0) & m_0 & \end{array}
 \end{array}$$



N^3



Delay = 2 half adder or two XOR $2t_g + 1$ AND $u = 3t_g$
 if we assume that $t_g \text{ XOR} = t_g \text{ AND}$ then $2t_g$