Sequential Circuit Design: Principle

Outline

- 1. Overview on sequential circuits
- 2. Synchronous circuits
- 3. Danger of synthesizing asynchronous circuit
- 4. Inference of basic memory elements
- 5. Simple design examples
- 6. Timing analysis
- 7. Alternative one-segment coding style
- 8. Use of variable for sequential circuit

RTL Hardware Design by P. Chu	Chapter 8	1	RTL Hardware Design by P. Chu	Chapter 8	2

1. Overview on sequential circuit

- · Combinational vs sequential circuit
 - Sequential circuit: output is a function of current input and state (memory)
- Basic memory elements
 - D latch
 - D FF (Flip-Flop)
 - RAM
- · Synchronous vs asynchronous circuit

RTL Hardware Design	Chapter 8
by P. Chu	

- D latch: level sensitive
- D FF: edge sensitive



4

6



Chapter 8

RTL Hardware Design
by P. Chu

5

3

• Problem wit D latch: Can the two D latches swap data?



RTL Hardware Design by P. Chu

Chapter 8

- Timing of a D FF:
 - Clock-to-q delay
 - Constraint: setup time and hold time



Synch vs asynch circuits

 Globally synchronous circuit: all memory elements (D FFs) controlled (synchronized) by a common global clock signal

8

10

- Globally asynchronous but locally synchronous circuit (GALS).
- · Globally asynchronous circuit
 - Use D FF but not a global clock
 - Use no clock signal

RTL Hardware Design Chapter 8 by P. Chu

2. Synchronous circuit

- One of the most difficult design aspects of a sequential circuit: How to satisfy the timing constraints
- The Big idea: Synchronous methodology
 - Group all D FFs together with a single clock: Synchronous methodology
 - Only need to deal with the timing constraint of one memory element

RTL Hardware Design	Chapter 8
by P. Chu	



- State register (memory elements)
 Next-state logic (combinational circuit)
- Next-state logic (combinational circui)
 Output logic (combinational circuit)
- Operation
 - At the rising edge of the clock, state_next sampled and stored into the register (and becomes the new value of state_reg
 - The next-state logic determines the new value (new state_next) and the output logic generates the output
 - At the rising edge of the clock, the new value of state_next sampled and stored into the register
- Glitches has no effects as long as the state_next is stabled at the sampling edge

Chapter 8

RTL Hardware Design by P. Chu



RTL Hardware Design	
by P. Chu	

Chapter 8

11

9

Sync circuit and EDA

- Synthesis: reduce to combinational circuit synthesis
- Timing analysis: involve only a single closed feedback loop (others reduce to combinational circuit analysis)
- · Simulation: support "cycle-based simulation"
- · Testing: can facilitate scan-chain

RTL Hardware Design Chapter 8 12 by P. Chu

Types of sync circuits

- Not formally defined, Just for coding
- Three types:

R b

- "Regular" sequential circuit
- "Random" sequential circuit (FSM)
- "Combined" sequential circuit (FSM with a Data path, FSMD)

3. Danger of synthesizing asynchronous circuit

- D Latch/DFF
 - Are combinational circuits with feedback loop
 - Design is different from normal combinational circuits (it is delay-sensitive)
 - Should not be synthesized from scratch
 - Should use pre-designed cells from device library

TL Hardware Design y P. Chu	Chapter 8	13	RTL Hardware Design by P. Chu	Chapter 8	14





4. Inference of basic memory elements

Chapter 8

- VHDL code should be clear so that the pre-designed cells can be inferred
- VHDL code
 - D Latch
 - Positive edge-triggered D FF
 - Negative edge-triggered D FF
 - D FF with asynchronous reset

17



- No else branch
- D latch will be inferred



(a) D latch



use ieee.std_logic_1164.all; entity dlatch is

c: in std_logic;

library ieee;

port (

Chapter 8

RTL Hardware Design by P. Chu



• Neg edge-triggered D FF



if (clk'event and clk='0') then

Chapter 8

RTL Hardware Design by P. Chu

20

D FF with async library ieee: use ieee.std_logic_1164.all; entity dffr is reset port (No else branch clk: in std_logic; reset: in std_logic; d: in std_logic; q: out std_logic Note the sensitivity list); end dffr; architecture arch of dffr is begin clk reset q* process (clk,reset) begin if (reset='1') then 1 0 d 0 0 q q <= '0'; elsif (clk'event and clk='1') th q <= d; end if; ⊳dk 0 1 q reset Ł 0 d end process; end arch: Chapter 8 RTL Hardware Design by P. Chu 21



5. Simple design examples

- · Follow the block diagram
 - Register
 - Next-state logic (combinational circuit)
 - Output logic (combinational circuit)



D FF with sync enable

- Note that the en is controlled by clock
- · Note the sensitivity list



<pre>library ieee; use ieee.std_log entity dff_en is port(</pre>	gic_1164. all ; s td_logic; std_logic; d_logic; _logic; d_logic		ar be end	rchitecture to signal q_reg signal q_ner egin	<pre>wo_seg_arch of dff_en g: std_logic; xt: std_logic; k,reset) t='1') then <= '0'; lk'event and clk='1') <= q_next; ; te logic when en ='1' else _reg; ogic ch;</pre>	is ther
RTL Hardware Design by P. Chu	Chapter 8	25	RTL Hardware De by P. Chu	Design	Chapter 8	26

T FF



RTL Hardware Design	Chapter 8	27
by P. Chu		





Free-running shift register



Chapter 8







RTL Hardware Design by P. Chu	Chapter 8	31	RTL Hardware Design by P. Chu	Chapter 8

library ieee;	
use ieee.std_logic_1164.all;	
entity shift_right_register is	
port (
clk, reset: in std_logic;	
d: in std_logic;	
q: out std_logic;	
<pre>end shift_right_register;</pre>	
architecture two_seg_arch of shift_right_register is	
<pre>signal r_reg: std_logic_vector(3 downto 0);</pre>	
signal r_next: std_logic_vector(3 downto 0);	
begin	
register	
process (clk,reset)	
begin	
if (reset='1') then	
r_reg <= (others=>'0');	
elsif (clk'event and clk='1') then	
r_reg <= r_next;	
end if;	
end process;	
— next—state logic (shift right 1 bit)	
r_next <= d & r_reg(3 downto 1);	
output	
q <= r_reg(0);	
end two_seg_arch;	



Chapter 8

RTL Hardware Design	
by P. Chu	

Universal shift register







Arbitrary sequence counter

	input pattern	output pattern	
	000	011	
	011	110	
	110	101	
	101	111	
	111	000	
entity ar	bi_seq_cour	nter4 is	
port (
clk	, reset: in	<pre>std_logic;</pre>	
q:	out std_log	gic_vector(2	downto 0)
);			
end arbi_	seq_counter	:4;	
architect	ure two_seg	g_arch of ar	b1_seq_counter4
signal	r_reg: sto	i_logic_vect	pr(2 downto 0);
signal	r_next: st	td_logic_vec	tor(2 downto 0);
PTI Hardwara Dasian	0	hantor 9	
by P. Chu	0	napter o	

Free-running binary counter

· Count in binary sequence

```
architecture two_seg_arch of binary_counter4_pulse is
    signal r_reg: unsigned(3 downto 0);
signal r_next: unsigned(3 downto 0);
begin
     - register
    process (clk,reset)
    begin
if (reset='1') then
        r_reg <= (others=>'0');
elsif (clk'event and clk='1') then
           r_reg <= r_next;
        end if;
    end process;
    -- next-state logic
   r_next <= r_reg + 1;
-- output logic
    q <= std_logic_vector(r_reg);
max_pulse <= '1' when r_reg="1111" else
'0';
end two seg arch:
RTL Hardware Design
by P. Chu
                                   Chapter 8
                                                                            40
```



- Wrapped around automatically
- Poor practice:

r_next <= (r_reg + 1) mod 16;

Chapter 8

RTL Hardware Design by P. Chu

41

Binary counter with bells & whistles

syn_clr	load	en	q*	operation	
1	-	-	$00 \cdots 00$	synchronous clear	
0	1	-	d	parallel load	
0	0	1	q+1	count	
0	0	0	q	pause	
librar	y ieee;				
use ie	ee.std	log	ic_1164.	all;	
use ie	ee.nume	eric.	std.all	;	
entity	binary	r_cor	unter4_f	eature is	
por	t (
	clk, re	eset	: in std	_logic;	
	syn_clr	, ei	n, load:	std_logic;	
	d: std_	log	ic_vector	r(3 downto 0);	
	q:out	std	_logic_v	ector(3 downto 0)	
);				
end bi	nary_co	unt	er4_feati	ure;	
L Hardware Design P. Chu			Chapter 8		42

architecture two_seg_arch of	binary_counter4_feature is
signal r_reg: unsigned(3 d	ownto 0);
signal r_next: unsigned(3	downto 0);
begin	
register	
process (clk,reset)	
begin	
if (reset='1') then	
r_reg <= (others=>'0	');
elsif (clk'event and cl)	k='1') then
r_reg <= r_next;	
end if;	
end process;	
next-state logic	
r_next <= (others=>'0') w	hen syn_clr='1' else
unsigned(d) w	aen load='1' else
r_reg + 1 wl	hen on ='1' else
r reg:	
output logic	
g <= std logic vector(r re	(g):
end two seg arch:	0.1
RTL Hardware Design Chapte	r 8 43









6. Timing analysis

- Combinational circuit:
 - characterized by propagation delay
- Sequential circuit:
 - Has to satisfy setup/hold time constraint
 - Characterized by maximal clock rate (e.g., 200 MHz counter, 2.4 GHz Pentium II)
 - Setup time and clock-to-q delay of register and the propagation delay of next-state logic are embedded in clock rate

RTL Hardware Design	Chapter 8	50
by P. Chu		

- state_next must satisfy the constraint
- Must consider effect of
- state_reg: can be controlled
- synchronized external input (from a subsystem of same
- clock)unsynchronized external input
- Approach
 - First 2: adjust clock rate to prevent violation
 - Last: use "synchronization circuit" to resolve violation







• E.g., shift register; let Tcq=1.0ns Tsetup=0.5ns



$$\begin{split} t_3 &= t_0 + T_{cq} + T_{next(max)} \\ t_4 &= t_5 - T_{setup} = t_0 + T_c - T_{setup} \\ t_3 &< t_4 \\ t_0 + T_{cq} + T_{next(max)} < t_0 + T_c - T_{setup} \\ T_{cq} + T_{next(max)} + T_{setup} < T_c \end{split}$$

$$T_{c(min)} = T_{cq} + T_{next(max)} + T_{setup}$$

Chapter 8

RTL Hardware Design by P. Chu

• E.g., Binary counter; let Tcq=1.0ns Tsetup=0.5ns





Hold time violation



$$t_{2} = t_{0} + T_{cq} + T_{next(min)}$$

$$t_{h} = t_{0} + T_{hold}$$

$$t_{h} < t_{2}$$

$$T_{hold} < T_{cq} + T_{next(min)}$$

$$T_{hold} < T_{cq}$$

RTL Hardware Design by P. Chu 58

60

Output delay



 $T_{co} = T_{cq} + T_{output}$

Chapter 8

RTL Hardware Design by P. Chu

59

7. Alternative one-segment coding style

Chapter 8

- Combine register and next-state
 logic/output logic in the same process
- May appear compact for certain simple circuit
- But it can be error-prone

RTL Hardware Design by P. Chu Chapter 8

D FF with sync enable



RTL Hardware Design Chapter 8 by P. Chu

```
RTL Hardware Design 
by P. Chu
```

61

Chapter 8

62

```
architecture two_seg_arch of dff_en is
          signal q_reg: std_logic;
           signal q_next: std_logic;
       begin
           --- a D FF
           process (clk,reset)
           begin
              if (reset='1') then
                 q_reg <= '0';
               elsif (clk'event and clk='1') ther
             q_reg <= q_next;
end if;
          end process;
          -- next-state logic
          q_next <= d when en ='1' else
          q_reg;
-- output logic
       q <= q_reg;
end two_seg_arch;
RTL Hardware Design 
by P. Chu
                         Chapter 8
                                                       63
```

```
Architecture one_seg_arch of dff_en is
begin
    process (clk,reset)
    begin
        if (reset='1') then
            q <='0';
        elsif (clk'event and clk='1') then
            if (en='1') then
                 q <= d;
        end if;
        end if;
    end process;
end one_seg_arch;
```

 Interpretation: any left-hand-side signal within the clk'event and clik='1' branch infers a D FF
 RTL Hardware Design
 Chapter 8
 Chapter 9
 Chap



Chapter 8

RTL Hardware Design by P. Chu



65



Chapter 8

RTL Hardware Design by P. Chu

<pre>architecture two_seg_arch of tff is signal q_reg: std_logic; signal q_next: std_logic; begin a D FF process (clk,reset) begin if (reset='1') then q_reg <= '0'; elsif (clk'event and clk='1') then q_reg <= q_next;</pre>	
end if;	
ena process;	
next-state logic	
q_next <= q_reg when t='0' else	
not(q_reg);	
— output logic	
q <= q_reg;	
<pre>end two_seg_arch;</pre>	
RTL Hardware Design Chapter 8 by P. Chu	67

```
architecture one_seg_arch of tff is
    signal q_reg: std_logic;
begin
    process (clk, reset)
    begin
        if reset='1' then
            q_reg <= '0';
        elsif (clk'event and clk='1') then
            if (t='1') then
                 q_reg <= not q_reg;
            end if;
        end if;
    end process;
    q <= q_reg;
end one_seg_arch;.</pre>
```

Chapter 8

RTL Hardware Design by P. Chu

68

Binary counter with bells & whistles

syn_clr	load	en	q*	operation	
1	-	_	00 · · · 00	synchronous clear	
0	1	-	d	parallel load	
0	0	1	q+1	count	
0	0	0	q	pause	
library	ieee;	;			
use iee	e.std.	log	ic_1164.	all;	
use iee	e.nume	eric	_std.all	;	
entity	binary	/_co	unter4_f	eature is	
port	(
с	lk, re	eset	: in std	_logic;	
s	yn_clr	, en	n, load:	std_logic;	
d	: std	log	ic_vecto:	r(3 downto 0);	
q	: out	std	_logic_v	ector(3 downto	0)
)	;				
end bin	ary_co	unt	er4_feat	ure;	
e Design			Chapter 8		

RTL by P

```
architecture two_seg_arch of binary_counter4_feature is
signal r_reg: unsigned(3 downto 0);
signal r_next: unsigned(3 downto 0);
begin
    -- register
    process (clk,reset)
    begin
        if (reset='1') then
            r_reg <= (others='0');
        elsif (clk'event and clk='1') then
            r_reg <= r_next;
        end if;
        end process;
        -- next-state logie
        r_next <= (others='0') when syn_clr='1' else
            unsigned(d) when load='1' else
            r_reg;
        -- output logic
        q <= std_logie_vector(r_reg);
        end two_seg_arch;
        RTL Hardware Design
        Chapter 8
        70
</pre>
```

```
architecture one_seg_arch of binary_counter4_feature is
    signal r_reg: unsigned(3 downto 0);
    signal r_next: unsigned(3 downto 0);
    begin
    -- register & next-state logic
    process (clk,reset)
    begin
    if (reset='1') then
        r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
        if ayn_clr=1' then
        r_reg <= (others=>'0');
    elsif load='1' then
        r_reg <= (others=>'0');
    elsif load='1' then
        r_reg <= (others=>'0');
    elsif load='1' then
        r_reg <= unsigned(d);
    elsif en ='1' then
        r_reg <= r_reg + 1;
        end if;
    end process;
--- output logic
    q <= st_logic_vector(r_reg);
end one_seg_arch;</pre>
```

Free-running binary counter

• Count in binary sequence

```
    With a max_pulse output: asserted when counter is in "11...11" state
        library ieee;
        use ieee.std_logic_1164.all;
        use ieee.numeric_std.all;
        entity binary_counter4_pulse is
        port(
            clk, reset: in std_logic;
            max_pulse: out std_logic;
            q: out std_logic_vector(3 downto 0)
            );
        end binary_counter4_pulse;
        RTL Hardware Design Chapter 8 72
            by P. Chu
```

architecture two_seg_arch o	f binary_counter4_pulse is
signal r_reg: unsigned(3	downto 0);
signal r_next: unsigned()	3 downto 0);
begin	
register	
process (clk,reset)	
begin	
if (reset='1') then	
r_reg <= (others=>	·o·);
elsif (clk'event and	clk='1') then
r_reg <= r_next;	
end if;	
end process;	
next-state logic	
r_next <= r_reg + 1;	
output logic	
q <= std_logic_vector(r_:	reg);
max_pulse <= '1' when r_:	reg="1111" else
· · · · ;	
end two seg arch:	
RTL Hardware Design Cha	apter 8 73
by P. Chu	



architecture not_work_one_seg_glitch_arch of binary_counter4_pulse is signal r_reg: unsigned(3 downto 0); begin process (clk,reset) begin if (reset='1') then r_reg <= (others=>'0'); elsif (clk'event and clk='1') then r_reg <= r_reg + 1; if r_reg="1111" then max_pulse <= '1';</pre> else max_pulse <= '0';</pre> end if; end if; end process; q <= std_logic_vector(r_reg);</pre> 75 end not_work_one_seg_glitch_arch;

```
architecture work_one_seg_glitch_arch
                      of binary_counter4_pulse is
   signal r_reg: unsigned(3 downto 0);
begin
   process (clk, reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
       elsif (clk'event and clk='1') then
         r_reg <= r_reg + 1;
      end if;
   end process;
   q <= std_logic_vector(r_reg);</pre>
   max_pulse <= '1' when r_reg="1111" else
'0';</pre>
end work_one_seg_glitch_arch;
RTL Hardware Design 
by P. Chu
                      Chapter 8
                                                 76
```

Programmable mod-m counter

architecture two_seg_clear_arch of prog_counter is

RTL Hardware Design	Chapter 8	77
by P. Chu		

```
architecture two_seg_effi_arch of prog_counter is
     signal r_reg: unsigned(3 downto 0);
signal r_next, r_inc: unsigned(3 downto 0);
  begin
     -- register
     process (clk,reset)
     begin
         if (reset='1') then
             r_reg <= (others=>'0');
         elsif (clk'event and clk='1') then
        r_reg <= r_next;
end if;
     end process;
     -- next-state logic
r_inc <= r_reg + 1;</pre>
     r_next <= (others=>'0') when r_inc=unsigned(m) else
     r_inc;
-- output logic
     q <= std_logic_vector(r_reg);</pre>
 end two_seg_effi_arch;
RTL Hardware Design 
by P. Chu
                                                                  78
                              Chapter 8
```



RTL Hardware Design by P. Chu Chapter 8

```
architecture not_work_one_arch of prog_counter is
  signal r_reg: unsigned(3 downto 0);
begin
   process (clk, reset)
   begin
      if reset='1' then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_reg+1;
         if (r_reg=unsigned(m)) then
            r_reg <= (others => '0');
         end if;
      end if;
   end process;
   q <= std_logic_vector(r_reg);</pre>
end not_work_one_arch;
```

```
RTL Hardware Design 
by P. Chu
                                                  Chapter 8
                                                                                                              80
```

```
architecture work_one_arch of prog_counter is
         signal r_reg: unsigned(3 downto 0);
signal r_inc: unsigned(3 downto 0);
    begin
         process (clk,reset)
         begin
              if reset='1' then
              r_reg <= (others=>'0');
elsif (clk'event and clk='1') then
    if (r_inc=unsigned(m)) then
    r_reg <= (others=>'0');
else
                   else
                       r_reg <= r_inc;
                  end if;
              end if;
         end process;
         r_inc <= r_reg + 1;
    q <= std_logic_vector(r_reg);
end work_one_arch;
RTL Hardware Design 
by P. Chu
                                    Chapter 8
```

- Two-segment code
 - Separate memory segment from the rest
 - Can be little cumbersome
 - Has a clear mapping to hardware component
- One-segment code
 - Mix memory segment and next-state logic / output logic

Chapter 8

- Can sometimes be more compact
- No clear hardware mapping
- Error prone
- Two-segment code is preferred

RTL Hardware Design by P. Chu

81