Outline

Concurrent Signal Assignment Statements

- 1. Combinational versus sequential circuit
- 2. Simple signal assignment statement
- 3. Conditional signal assignment statement
- 4. Selected signal assignment statement
- 5. Conditional vs. selected signal assignment

RTL Hardware Design	Chapter 4	1	RTL Hardware Design	Chapter 4	2

3

5

1. Combinational vs. sequential circuit

- · Combinational circuit:
 - No internal state
 - Output is a function of inputs only
 - No latches/FFs or closed feedback loop
- · Sequential circuit:
- With internal state
- Output is a function of inputs and internal state
- · Sequential circuit to be discussed later

RTL Hardware Design Chapter 4

• Simple signal assignment is a special case of conditional signal assignment

Chapter 4

• Syntax:

RTL Hardware Design


- signal_name <= projected_waveform;</pre>

 E.g.,
- y <= a + b + 1 after 10 ns;
- Timing info ignored in synthesis and δ-delay is used: signal_name <= value_expression

2. Simple signal assignment statement

Chapter 4

- E.g., status <= '1'; even <= (p1 and p2) or (p3 and p4); arith_out <= a + b + c - 1;
- · Implementation of last statement



Chapter 4

RTL Hardware Design

RTL Hardware Design

6

Signal assignment statement with a closed feedback loop

- · a signal appears in both sides of a concurrent assignment statement
- E.g., q <= ((not q) and (not en)) or (d and en);
- Syntactically correct
- · Form a closed feedback loop
- · Should be avoided

RTL Hardware Design

3. Conditional signal assignment statement

- Syntax
- Examples

RTL Hardware Design

- Conceptual implementation
- Detailed implementation examples

Chapter 4

E.g., 4-to-1 mux

Chapter 4

8

 Simplified synt signal_name <= value expr 	ax: 1 when boolean_expr_	1 else	Function table:	input s	output x
value_expr value_expr	_2 when boolean_expr_2 _3 when boolean_expr_2	2 else		0 0 0 1 1 0	a b c
value_exp	r_n			11	d
RTL Hardware Design	Chapter 4	9	RTL Hardware Design	Chapter 4	1

7

library ieee; usc ieee.std_log	;ic_1164. all ;		E.g., 2-to-2 ² binary decode			
s: in std	n std_logic_vector(7 logic_vector(1 downto logic_vector(7 down	0);	Function table:	input s	output x	
<pre>x: out std_logic_vector(7 downto 0)); end mux4 ; architecture cond_arch of mux4 is begin x <= a when (s="00") else b when (s="01") else c when (s="10") else d; end cond_arch;</pre>			0 0 0 1 1 0 1 1	0001 0010 0100 1000		
RTL Hardware Design	Chapter 4	11	RTL Hardware Design	Chapter 4		

```
library ieee;
use ieee.std_logic_1164.all;
entity decoder4 is
    port(
        s: in std_logic_vector(1 downto 0);
        x: out std_logic_vector(3 downto 0)
    );
end decoder4 ;
architecture cond_arch of decoder4 is
begin
    x <= "0001" when (s="00") else
        "0010" when (s="01") else
        "1000";
end cond_arch;
```

Chapter 4

13

RTL Hardware Design

E.g., 4-to-2 priority encoder

 Function table 	tion table: input		output		
	r	code	active		
	1	11	1		
	01	10	1		
	$0 \ 0 \ 1 -$	01	1		
	0001	00	1		
	0000	00	0		

14

16

<pre>code: out std_l active: out std); end prio_encoder42; architecture cond_arc: begin code <= "11" when "10" when</pre>	<pre>is _vector(3 downto 0); ogic_vector(1 downto 0); _logic h of prio_encoder42 is (r(3)='1') else (r(2)='1') else</pre>	
"01" when "00";	(r(1)='1') else	
<pre>active <= r(3) or : end cond_arch ;</pre>	r(2) or r(1) or r(0);	
RTL Hardware Design	Chapter 4	15

E.g.,	simpl	le ALl	J
-------	-------	--------	---

 Function table: 	input ctrl	output result
	0	src0 + 1
	$1 \ 0 \ 0$	src0 + src1
	$1 \ 0 \ 1$	src0 - src1
	$1 \ 1 \ 0$	src0 and src1
	111	src0 or src1

library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity simple_alu is
port (
<pre>ctrl: in std_logic_vector(2 downto 0);</pre>
<pre>src0, src1: in std_logic_vector(7 downto 0);</pre>
result: out std_logic_vector(7 downto 0)
);
end simple_alu ;
architecture cond_arch of simple_alu is signal sum, diff, inc: std_logic_vector(7 downto 0);
begin
inc <= std_logic_vector(signed(src0)+1);
<pre>sum <= std_logic_vector(signed(src0)+signed(src1));</pre>
diff <= std_logic_vector(signed(src0)-signed(src1));
result <= inc when ctrl(2)='0' else
sum when ctrl(1 downto 0)="00" else
diff when ctrl(1 downto 0)="01" else
<pre>src0 and src1 when ctrl(1 downto 0)="10" else</pre>
src0 or src1;
end cond_arch;
RTL Hardware Design Chapter 4 17

Conceptual implementation

Syntax:

signal_name

RTL Hardware Design

<= value_expr_1 when boolean_expr_1 else
value_expr_2 when boolean_expr_2 else
value_expr_3 when boolean_expr_3 else</pre>

value_expr_n;


- Evaluation in ascending order
- · Achieved by "priority-routing network"
- Top value expression has a "higher priority"

Chapter 4

signal_name <= value_expr_1 when boolean_expr_1 else value_expr_2;


2-to-1 "abstract" mux

- sel has a data type of boolean
- If sel is true, the input from "T" port is connected to output.
- If sel is false, the input from "F" port is connected to output.





RTL Hardware Design

19




signal_name <= value_expr_1 when boolean_expr_1 else value_expr_2 when boolean_expr_2 else value_expr_3 when boolean_expr_3 else value_expr_4;








Detailed implementation examples

• 2-to-1 mux









• E.g., signal a,b,r: unsigned(7 downto 0); signal x,y: unsigned(3 downto 0); r <= a+b when x+y>1 else a+1; a+1; a+1; a+1; Rr Linguage upsgu unspect to the term of the term of term o

4. Selected signal assignment statement

Chapter 4

Syntax

• Simplified syntax: with select_expression select signal_name <= value_expr_1 when choice_1, value_expr_2 when choice_2, value_expr_3 when choice_3, value_expr_n when choice_n; RTL Hardware Design Chapter 4 29 Statement
Syntax
Examples
Conceptual implementation
Detailed implementation examples

select_expression

RTL Hardware Design

- Discrete type or 1-D array
- With finite possible values
- choice_i
 - A value of the data type
- · Choices must be
 - mutually exclusive
 - all inclusive

RTL Hardware Design

- others can be used as last choice_i

Chapter 4

30

E.g., 4-to-1 mux

architecture sel_arch of mu begin	x4 is	
with s select		
x <= a when "00", b when "01",	input s	output x
c when "10", d when others; end sel_arch ;	0 0 0 1 1 0 1 1	a b c d
RTL Hardware Design Chapter 4		31

•	Can	"11"	be	used	to	replace	others	?
---	-----	------	----	------	----	---------	--------	---

with s	select	
x <=	a when	"00",
	b when	"01",
	c when	"10",
	d when	"11";

RTL Hardware Design

E.g., 2-to-2² binary decoder

architectu	ire sel	arch	of deco	der4	i s
begin					
with se	el sele	c t			
x <=	"0001"	when	"00",		
	"0010"	when	"01",		
	"0100"	when	"10",	input	output
	"1000"	when	others;	s	х
end sel_a	cch :			0.0	0001
	, ,			0.1	0010
				10	0100
				11	1000
RTL Hardware Design		Chapter 4			33

E.g., 4-to-2 priority encoder

Chapter 4

32

0

architecture sel_arch of prio_encoder42 is begin with r select code <= "11" when "1000"|"1001"|"1010"|"1011"| "1100"|"1101"|"1110"|"1111", "10" when "0100"|"0101"|"0110"|"0111", "01" when "0010" | "0011", "00" when others; active <= r(3) or r(2) or r(1) or r(0); end sel_arch; output code active input 1

		1	11
		01	10
		001-	01
		0001	00
RTL Hardware Design	Chapter 4	0000	00
Ū			

E.g., simple ALU

Can we use '-'?			<pre>architecture sel_arch of simple_alu is signal sum, diff, inc: std_logic_vector(7 downto 0); begin inc <= std_logic_vector(signed(src0)+1);</pre>				
	select "11" when "1", "10" when "01", "01" when "001-", "00" when others;		<pre>sum <= std_logic_vector(signed(src0)+signed(src1)); diff <= std_logic_vector(signed(src0)-signed(src1)); with ctrl select result <= inc when "000" "001" "010" "011", sum when "100", diff when "101", src0 and src1 when others: mput output end sel_arch; ctrl result</pre>				
rdware Design	Chapter 4	35	0 src0 + 1 100 src0 + src1 101 src0 - src1 110 src0 and src1 RTL Hardware Design Chapter 4				

• Can we use '-'?


RTL Hardware Design

with a select

E.g., Truth table


Hissann Jacob		
library ieee;	input	output
use ieee.std_logic_1164.all;	•	•
entity truth_table is	ab	У
port (0.0	0
a,b: in std_logic; y: out std_logic	0.1	1
);	10	1
end truth_table;	11	1
architecture a of truth_table is		
<pre>signal tmp: std_logic_vector(1 d</pre>	ownto 0);	
begin		
tmp <= a & b;		
with tmp select		
y <= '0' when "00",		
'1' when "01",		
'1' when "10",		
'1' when others; "11"		
end a:		
RTL Hardware Design Chapter 4		

Conceptual implementation




value, - select_expression is with a data type of 5 expr n 04 values: c0, c1, c2, c3, c4 c3 c2 value sig expr_ c1 with select_expression select c0 sig <= value_expr_0 when c0,</pre> value value_expr_1 when c1, expr_0 value_expr_n when others; select_ expressio RTL Hardware Design Chapter 4 39 RTL Hardware Design Chapter 4 40

Detailed implementation examples



 E.g., signal a,b,r: unsigned(7 downto 0); signal s: std_logic_vector(1 downto 0);



3. Conditional vs. selected signal assignment

- · Conversion between conditional vs. selected signal assignment
- Comparison

RTL Hardware Design

From selected assignment to conditional assignment

value_expr	_0 when c0, _1 when c1 c3 c5, _2 when c2 c4, _n when others;	
	<pre>(sel=c0) else (sel=c1) or (sel=c3) or (sel=c5) (sel=c2) or (sel=c4)else</pre>	else
RTL Hardware Design	Chapter 4	44

From conditional assignment to selected assignment

Chapter 4

43

47

sig	<=	value_expr_0	when	bool_exp_0	else
		value_expr_1	when	bool_exp_1	else
		value_expr_2	when	bool_exp_2	else
		value_expr_n	;		
		-			

<pre>sel(1) <= sel(0) <= with sel</pre>		l_exp_1 else l_exp_2 else when "100" when "010" when "001",	'0'; '0'; "101" "110" "111", "011",
RTL Hardware D	esign	Chapter 4	45

- good match for a circuit a circuit that needs to give preferential treatment for certain conditions or to prioritize the operations

pc_reg + offset when (state=jump and a=b) else pc_reg + 1 when (state=skip and flag='1') else

Chapter 4

- Can handle complicated conditions. e.g.,

· Conditional signal assignment:

- E.g., priority encoder

pc_next <=

RTL Hardware Design

Comparison

- · Selected signal assignment:
 - good match for a circuit described by a functional table
 - E.g., binary decoder, multiplexer
 - Less effective when an input pattern is given a preferential treatment

Chapter 4

RTL Hardware Design

- May "over-specify" for a functional table based circuit.

– E.g., mux	x	<=	b when	(s="00") (s="01") (s="10")	else
	х	<=	a when	(s="10") (s="00") (s="01")	else
	х	<=	b when	(s="10") (s="01") (s="00")	else
RTL Hardware Design			Chapter 4		

48