Outline

- 1. Basic VHDL program
- 2. Lexical elements and program format
- 3. Objects
- 4. Data type and operators

RTL Hardware Design Chapter 3 1 RTL Hardware Design Chapter 3 by P. Chu by P. Chu

1. Basic VHDL program

Basic Language Constructs of

VHDL

RTL Hardware Design Chapter 3 3 by P. Chu

Design unit

- Building blocks in a VHDL program
- Each design unit is analyzed and stored independently
- Types of design unit:
 - entity declaration
 - architecture body
 - package declaration
 - package body
 - configuration

RTL Hardware Design Chapter 3 4 by P. Chu

Entity declaration

· Simplified syntax


```
entity entity_name is
  port(
     port_names: mode data_type;
     port_names: mode data_type;
     ...
     port_names: mode data_type
);
end entity_name;
```

RTL Hardware Design Chapter 3 5 by P. Chu

- · mode:
 - in: flow into the circuit
 - out: flow out of the circuit
 - inout: bi-directional
- E.g.

```
entity even_detector is
  port(
    a: in std_logic_vector(2 downto 0);
    even: out std_logic);
end even_detector;
```

RTL Hardware Design Chapter 3 6 by P. Chu



• Fix: use an internal signal

Architecture body

· Simplified syntax

```
architecture arch_name of entity_name is
  declarations;
begin
  concurrent statement;
  concurrent statement;
  concurrent statement;
  concurrent statement;
  concurrent statement;
```

 An entity declaration can be associated with multiple architecture bodies

RTL Hardware Design Chapter 3 9 by P. Chu

E.g.

RTL Hardware Design by P. Chu

```
architecture sop_arch of even_detector is
    signal p1, p2, p3, p4 : std_logic;
begin
    even <= (p1 or p2) or (p3 or p4);
    p1 <= (not a(0)) and (not a(1)) and (not a(2));
    p2 <= (not a(0)) and a(1) and a(2);
    p3 <= a(0) and (not a(1)) and a(2);
    p4 <= a(0) and a(1) and (not a(2));
end sop_arch;</pre>
```

Chapter 3

Other design units

- Package declaration/body:
 - collection of commonly used items, such as data types, subprograms and components
- Configuration:
 - specify which architecture body is to be bound with the entity declaration

RTL Hardware Design Chapter 3 11 by P. Chu

VHDL Library

- · A place to store the analyzed design units
- Normally mapped to a directory in host computer
- Software define the mapping between the symbolic library and physical location
- Default library: "work"
- Library "ieee" is used for many ieee packages

RTL Hardware Design Chapter 3 12 by P. Chu

• E.g.

```
library ieee;
use ieee.std_logic_1164.all;
```

- Line 1: invoke a library named ieee
- Line 2: makes std_logic_1164 package visible to the subsequent design units
- The package is normally needed for the std_logic/std_logic_vector data type

RTL Hardware Design Chapter 3 1: by P. Chu

Lexical elements and program format

RTL Hardware Design Chapter 3 by P. Chu

Comments

- Starts with -
- Just for clarity
- e.g.,

Processing of VHDL code

- · Analysis
 - Performed on "design unit" basis
 - Check the syntax and translate the unit into an intermediate form
 - Store it in a library
- Elaboration
 - Bind architecture body with entity
 - Substitute the instantiated components with architecture description
 - Create a "flattened" description
- Execution
 - Simulation or synthesis

RTL Hardware Design Chapter 3 by P. Chu

Lexical elements

- · Lexical element:
 - Basic syntactical units in a VHDL program
- Types of Lexical elements:
 - Comments
 - Identifiers
 - Reserved words
 - Numbers
 - Characters
 - Strings

RTL Hardware Design Chapter 3 by P. Chu

Identifier

- · Identifier is the name of an object
- Basic rules:
 - Can only contain alphabetic letters, decimal digits and underscore
 - The first character must be a letter
 - The last character cannot be an underscore
 - Two successive underscores are not allowed

RTL Hardware Design Chapter 3 18 by P. Chu

Reserved words

- Valid examples: A10, next_state, NextState, mem_addr_enable
- Invalid examples: sig#3, _X10, 7segment, X10_, hi_ _there
- · VHDL is case insensitive:
 - Following identifiers are the same: nextstate, NextState, NEXTSTATE, nEXTsTATE

RTL Hardware Design by P. Chu Chapter 3

abs access after alias all and architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto else elsif end entity exit file for function generate generic guarded if impure in inertial inout is label library linkage literal loop map mod nand new next nor not null of on open or others out package port postponed procedure process pure range record register reject rem report return rol ror select severity signal shared sla sll sra srl subtype then to transport type unaffected units until use variable wait when while with xnor xor

RTL Hardware Design by P. Chu Chapter 3

Numbers, characters and strings

- Number:
 - Integer: 0, 1234, 98E7
 - Real: 0.0, 1.23456 or 9.87E6
 - Base 2: 2#101101#
- · Character:
 - 'A', 'Z', '1'
- Strings
 - "Hello", "101101"
- Note
 - 0 and '0' are different
 - 2#101101# and "101101" are different

RTL Hardware Design by P. Chu Chapter 3

```
library ieee;
 use ieee.std_logic_1164.all;
 entity even_detector is
    port (
       a: in std_logic_vector(2 downto 0);
        even: out std_logic);
end even_detector;
 architecture eg_arch of even_detector is
    signal p1, p2, p3, p4 : std_logic;
    even <= (p1 or p2) or (p3 or p4);
   p1 <= (not a(0)) and (not a(1)) and (not a(2));
p2 <= (not a(0)) and a(1) and a(2);
    p3 <= a(0) and (not a(1)) and a(2);
    p4 <= a(0) and a(1) and (not a(2));
 end eg_arch ;
RTL Hardware Design by P. Chu
                          Chapter 3
                                                         23
```

Program format

- VHDL is "free-format": blank space, tab, new-line can be freely inserted
- e.g., the following are the same

library ieee; use ieee.std_logic_1164.all;entity even_detector is port(a: in std_logic_vector(2
downto 0); even: out std_logic); end even_detector;
architecture eg_arch of even_detector is signal p1, p2, p3, p4: std_logic; begin even <= (p1 or p2) (p3 or p4); p1 <= (not a(0)) and (not a(1)) and (not a(2)); p2 <= (not a(0)) and a(1) and a(2); p3 <= a(0) and (not a(1)) and a(2); p4 <= a(0) and a(1) and (not a(2)); end eg_arch;

RTL Hardware Design by P. Chu Chapter 3

 A good "header"

```
- Author: p chu
                                                      -- File: even_det.vhd
                                                    - Design units:
- entity even_detector
- function: check even # of 1s from input
- input: a
- output: even
- architecture sop_arch:
- truth-table based sum-of-products
- implementation
                                                   - output: even
- architecture sop.arch:
- truth-table based sum-of-products
- implementation
- Library/package:
- ieee.std_logic_ll64: to use std_logic
                                                    - Synthesis and verification:
- Synthesis software: . . .
- Options/script: . . .
- Target technology: . . .
- Test bench: even_detector_tb
                                                    -- Test bench: even_a
-- Revision history
-- Version 1.0:
-- Date: 9/2005
-- Comments: Original
RTL Hardware Design
by P. Chu
                                                                                             Chapter 3
```

Objects

- A named item that hold a value of specific data type
- · Four kinds of objects
 - Signal
 - Variable
 - Constant
 - File (cannot be synthesized)
- Related construct
 - Alias

RTL Hardware Design Chapter 3 by P. Chu

Chapter 3

3. Objects

Signal

- Declared in the architecture body's declaration section
- Signal declaration:
 signal signal_name, signal_name, ...: data_type
- Signal assignment: signal_name <= projected_waveform;

RTL Hardware Design by P. Chu

- Ports in entity declaration are considered as signals
- Can be interpreted as wires or "wires with memory" (i.e., FFs, latches etc.)

RTL Hardware Design Chapter 3 2 by P. Chu

Variable

- · Declared and used inside a process
- Variable declaration: variable variable_name, ... : data_type
- Variable assignment: variable_name := value_expression;
- Contains no "timing info" (immediate assignment)
- Used as in traditional PL: a "symbolic memory location" where a value can be stored and modified
- · No direct hardware counterpart

RTL Hardware Design Chapter 3 28 by P. Chu

Constant

- · Value cannot be changed
- Constant declaration: constant const_name, ...: data_type := value_expression
- · Used to enhance readability

· It is a good idea to avoid "hard literals"

Alias

- · Not a object
- · Alternative name for an object
- Used to enhance readability
 - E.g.,

4. Data type and operators

- Standard VHDL
- IEEE1164_std_logic package
- IEEE numeric_std package

RTL Hardware Design Chapter 3 32 by P. Chu

Data type

- Definition of data type
 - A set of values that an object can assume.
 - A set of operations that can be performed on objects of this data type.
- VHDL is a <u>strongly-typed</u> language
 - an object can only be assigned with a value of its type
 - only the operations defined with the data type can be performed on the object

RTL Hardware Design Chapter 3 3 by P. Chu

Data types in standard VHDL

- integer:
 - Minimal range: -(2^31-1) to 2^31-1
 - Two subtypes: natural, positive
- boolean: (false, true)
- bit: ('0', '1')
 - Not capable enough
- bit_vector: a one-dimensional array of bit

RTL Hardware Design Chapter 3 34 by P. Chu

Operators in standard VHDL

operator	description	data type of operand a	data type of operand b	data type of result
a ** b	exponentiation	integer	integer	integer
abs a	absolute value	integer		integer
not a	negation	boolean, bit,		boolean, bit
		bit_vector		bit_vector
a * b	multiplication	integer	integer	integer
a/b	division			
a med b	modulo			
a rem b	remainder			
+ a	identity	integer		integer
- a	negation			
a + b	addition	integer	integer	integer
a - b	subtraction			
a & b	concatenation	1-D array,	1-D array,	1-D array
		element	element	
RTL Hardw	are Design	Chapter 3		35

shift left logical	bit_vector	integer	bit_vector
	020_100001	Incoper	010_100001
rotate right			
equal to	any	same as a	boolean
not equal to			
less than	scalar or 1-D array	same as a	boolean
less than or equal to			
greater than			
greater than or equal to			
and	boolean, bit,	same as a	boolean, bit
or	bit_vector		bit_vector
xor			
nand			
nor			
	shift right logical shift left arithmetic shift light arithmetic rotate left rotate right equal to not equal to less than less than or equal to greater than greater than or xor	shift right logical shift left arithmetic shift left arithmetic rotate left rotate right equal to not equal to less than less than or equal to greater than greater than or or sor	shift right logical shift left arithmetic shift left arithmetic rotate left rotate right equal to not equal to less than less than or equal to greater than greater than or and or boolean. bit. same as a bit.vector

IEEE std_logic_1164 package

- · What's wrong with bit?
- New data type: std_logic, std_logic_vector
- std_logic:
 - 9 values: ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-')
 - '0', '1': forcing logic 0' and forcing logic 1
 - 'Z': high-impedance, as in a tri-state buffer.
 - 'L', 'H': weak logic 0 and weak logic 1, as in wiredlogic
 - 'X', 'W': "unknown" and "weak unknown"
 - 'U': for uninitialized
 - · '-': don't-care.

RTL Hardware Design Chapter 3 by P. Chu

- std_logic_vector
 - an array of elements with std_logic data type
 - Imply a bus
 - E.g.,
 - signal a: std_logic_vector(7 downto 0);
 - Another form (less desired)signal a: std_logic_vector(0 to 7);
- Need to invoke package to use the data type:
 library ieee:

use ieee.std_logic_1164.all;

RTL Hardware Design Chapter 3 by P. Chu

Overloaded operator IEEE std_logic_1164 package

- Which standard VHDL operators can be applied to std_logic and std_logic_vector?
- · Overloading: same operator of different data types
- Overloaded operators in std_logic_1164 package

overloaded operator	data type of operand a	data type of operand b	data type of result
not a	std_logic_vector std_logic		same as a
a and b a or b a xor b a nand b a nor b a xnor b	std_logic_vector std_logic	same as a	same as a

RTL Hardware Design Chapter 3 3 by P. Chu

 Type conversion function in std_logic_1164 package:

function 💎	data type of operand a	data type of result	
to_bit(a)	std_logic	bit	
to_stdulogic(a)	bit	std_logic	
to_bit_vector(a)	std_logic_vector	bit_vector	
to_stdlogicvector(a)	bit_vector	std_logic_vector	

RTL Hardware Design Chapter 3 40 by P. Chu

E.g.,

```
signal s1, s2, s3: std_logic_vector(7 downto 0);
signal b1, b2: bit_vector(7 downto 0);
```

The following statements are wrong because of data Ope mismatch:

s1 <= b1; — bit_vector assigned to std_logic_vector
b2 <= s1 and s2; — std_logic_vector assigned to bit_vector
s3 <= b1 or s2; — or is undefined between bit_vector
— and std_logic_vector

We can use the conversion functions to correct these problems:

s1 <= to_stdlogicvector(b1);
b2 <= to_bitvector(s1 and s2);
s3 <= to_stdlogicvector(b1) or s2;</pre>

The last statement can also be written as:

s3 <= to_stdlogicvector(b1 or to_bitvector(s2));

RTL Hardware Design Chapter 3 41 by P. Chu

Operators over an array data type

- Relational operators for array
 - operands must have the same element type but their lengths may differ
 - Two arrays are compared element by element, form the left most element
 - All following returns true
 - "011"="011", "011">"010", "011">"00010", "0110">"010"

RTL Hardware Design Chapter 3 by P. Chu

42

Array aggregate

- Concatenation operator (&)
- e.g.,

```
y <= "00" & a(7 downto 2);
y \le a(7) \& a(7) \& a(7 downto 2);
y <= a(1 downto 0) & a(7 downto 2);
```

RTL Hardware Design by P. Chu

Chapter 3

· Aggregate is a VHDL construct to assign a value to an array-typed object

```
• E.g.,
   a <= "10100000";
   a <= (7=>'1', 6=>'0', 0=>'0', 1=>'0', 5=>'1',
4=>'0', 3=>'0', 2=>'1');
   a \le (7|5=>'1', 6|4|3|2|1|0=>'0');
   a <= (7|5=>'1', others=>'0');
• E.g.,
   a <= "00000000"
```

a <= (others=>'0');

RTL Hardware Design by P. Chu

Chapter 3

IEEE numeric_std package

- How to infer arithmetic operators?
- In standard VHDL:

```
signal a, b, sum: integer;
sum \le a + b;
```

What's wrong with integer data type?

RTL Hardware Design by P. Chu Chapter 3

- IEEE numeric_std package: define integer as a an array of elements of std_logic
- Two new data types: unsigned, signed
- · The array interpreted as an unsigned or signed binary number
- E.g., signal x, y: signed(15 downto 0);
- · Need invoke package to use the data type library ieee;

use ieee.std_logic_1164.all; use ieee.numeric_std.all;

RTL Hardware Design by P. Chu

Chapter 3

Overloaded operators in IEEE numeric_std package

overloaded operator	description	data type of operand a	data type of operand b	data type of result
abs a - a	absolute value negation	signed		signed
a * b a / b a mod b a rem b a * b a - b	arithmetic operation	unsigned unsigned, natural signed signed, integer	unsigned, natural unsigned signed, integer signed	unsigned unsigned signed signed
a = b a /= b a < b a <= b a > b a >= b	relational operation	unsigned unsigned, natural signed signed, integer	unsigned, natural unsigned signed, integer signed	boolean boolean boolean boolean
RTL Hardware Design by P. Chu		Chapter 3		47

• E.g.,

```
signal a, b, c, d: unsigned(7 downto 0);
a <= b + c;
d <= b + 1;
e \le (5 + a + b) - c;
```

RTL Hardware Design by P. Chu

Chapter 3

8

New functions in IEEE numeric_std package

function	description	data type of operand a	data type of operand b	data type of result
shift_left(a,b) shift_right(a,b) rotate_left(a,b) rotate_right(a,b)	shift left shift right rotate left rotate right	unsigned, signed	natural	same as a
resize(a,b) std_match(a,b)	resize array compare '-'	unsigned, signed unsigned, signed std_logic_vector, std_logic	natural same as a	same as a boolean
to_integer(a) to_unsigned(a,b) to_signed(a,b)	data type conversion	unsigned, signed natural integer	natural natural	integer unsigned signed
RTL Hardware Design by P. Chu		Chapter 3		49

Type conversion

- Std_logic_vector, unsigned, signed are defined as an array of element of std_logic
- They considered as three different data types in VHDL
- Type conversion between data types:
 - type conversion function
 - Type casting (for "closely related" data types)

RTL Hardware Design Chapter 3 50 by P. Chu

signal s1, s2, s3, s4, s5, s6: std_logic_vector(3 downto 0);
signal u1, u2, u3, u4, u6, u7: unsigned(3 downto 0);

Chapter 3

Type conversion between numberrelated data types

data type of a	to data type	conversion function / type casting
unsigned, signed unsigned, std_logic_vector	std_logic_vector	std_logic_vector(a) unsigned(a)
unsigned, signed	std_logic_vector	std_logic_vector(a)
unsigned, signed	integer	to_integer(a)
natural	unsigned	to_unsigned(a, size)
integer	signed	to_signed(a, size)

Chapter 3

• E.g.

RTL Hardware Design by P. Chu

library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;

signal s1, s2, s3, s4, s5, s6: std_logic_vector(3 downto 0); signal u1, u2, u3, u4, u6, u7: unsigned(3 downto 0); signal sg: signed(3 downto 0);

RTL Hardware Design Chapter 3 53 by P. Chu

– Ok

RTL Hardware Design by P. Chu

• E.g.

library ieee;

use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

signal sg: signed(3 downto 0);

 $u3 \le u2 + u1$; --- ok, both operands unsigned $u4 \le u2 + 1$; --- ok, operands unsigned and natural

- Wrong

u5 <= sg; -- type mismatch u6 <= 5; -- type mismatch

– Fix

u5 <= unsigned(sg); -- type casting

u6 <= to_unsigned(5,4); -- conversion function

RTL Hardware Design Chapter 3 54 by P. Chu

```
- Wrong
                                                                       - Wrong
u7 \le sg + u1; -- + undefined over the types
                                                                       s5 <= s2 + s1; + undefined over std_logic_vector
- Fix
                                                                       s6 <= s2 + 1; + undefined
u7 <= unsigned(sg) + u1; -- ok, but be careful
                                                                       – Fix
                                                                       s5 <= std_logic_vector(unsigned(s2) + unsigned(s1));
- Wrong
                                                                       s6 <= std_logic_vector(unsigned(s2) + 1);
s3 <= u3; -- type mismatch
s4 <= 5; -- type mismatch
- Fix
s3 <= std_logic_vector(u3); -- type casting
s4 <= std_logic_vector(to_unsigned(5,4));
RTL Hardware Design by P. Chu
                                                                         RTL Hardware Design by P. Chu
                        Chapter 3
                                                                                                  Chapter 3
                                                                                                                               56
```

Non-IEEE package

- · Packagea by Synopsys
- std_logic_arith:
 - Similar to numeric_std
 - New data types: unsigned, signed
 - Details are different
- std logic unsigned/ std logic signed
 - Treat std_logic_vector as unsigned and signed numbers
 - i.e., overload std_logic_vector with arith operations

RTL Hardware Design Chapter 3 by P. Chu

- Only one of the std_logic_unsigned and std_logic_signed packages can be used
- The std_logic_unsigned/std_logic_signed packages beat the motivation behind a strongly-typed language
- Numeric_std is preferred

Chapter 3

RTL Hardware Design by P. Chu

RTL Hardware Design Chapter 3 59 by P. Chu

58