## **Errata**

## (Last Updated December, 2006)

- p.6, line 5: "difficulty" => "difficult"
- p.8, 2<sup>nd</sup> paragraph under Summary: "mutual exclusive" => "mutually exclusive"
- p.16, last line: "EAD" => "EDA"
- p.31, VHDL code line 24: i1=>sig1, i2=>a(2)
- p.53, 4<sup>th</sup> line: "VHDL is a known" => "VHDL is known"
- p.54, Table 3.1: "srl" => "sra" (shift-right arithmetic)
- p. 56, section 3.5.2, 1<sup>st</sup> paragraph: "Theses data ..." => "These data ..."
- p.62, last paragraph, 3<sup>rd</sup> sentence: "to\_intger" => "to\_integer"
- p.65, 2<sup>nd</sup> line: delete "them"
- p.69, section 4.1: "term" = > "terms"
- p.72, 3<sup>rd</sup> line from bottom: "show" => "shown"
- p.73, 2<sup>nd</sup> paragraph, 3<sup>rd</sup> sentence: "std\_logic data type" => "the std\_logic data type"
- p.74, 2<sup>nd</sup> paragraph, 1<sup>st</sup> sentence: "highest" => "the highest"
- p.75, 1<sup>st</sup> line in "Simple ALU" subsection: "scr0" => "src0"
- p.109, bottom  $14^{th}$  line: "sig b <= value expr b 1" => "sig b <= value expr b 1;"
- p.110, pseudo code: "signal\_a" => "sig" to match notation in Figure 5.5
- p.125, 2<sup>nd</sup> line from bottom: "The" => "This"
- p.137, 1<sup>st</sup> paragraph: "back-plan" => "back-plane"
- p.144, aoi cell: "the area is 11" => "the area is 10"
- p.153, 1<sup>st</sup> line: "in realty" => "in reality"
- p.154, Figure 6.18: label "area" and "delay" for x and y axis
- p. 155, last paragraph, 2<sup>nd</sup> sentence: "... in at the RT level" =>: "... at the RT level"

- p. 163, 2<sup>nd</sup> paragraph, last sentence: "architectural"=> "architecture"
- p. 218, section 8.2.2, "Timing analysis" subsection, 2<sup>nd</sup> sentence: "combination" => "combinational".
- P. 219, section 8.2.3, "Regular sequential circuit" subsection, last sentence: "and shifter" => "and a shifter".
- P.240, section 8.6.1, last paragraph: "issue is be discussed" => "issue is discussed"
- p. 243, section 8.6.4, 6<sup>th</sup> sentence: "output"=> "outputs".
- p. 246, 1<sup>st</sup> sentence: "The interpretation the code" => "The interpretation of the code"
- p. 258, Figure 9.1: "r\_req" => "r\_reg"
- p. 260, Figure 9.2: "r\_req" => "r\_reg"
- p. 315, 2<sup>nd</sup> paragraph: "condition" => "conditional"
- p. 330, Figure 10.14: "resset" => "reset"
- p. 333, Figure 10.15: "resset" => "reset"
- p. 337, Figure 10.17: "resset" => "reset"
- p.353, section 10.8.2, 2<sup>nd</sup> paragraph, line 5: "resources" => "resource"
- p. 377, 3<sup>rd</sup> paragraph, 1<sup>st</sup> line: "las" => "as"
- p. 377, last paragraph, 4<sup>th</sup> line: "timing diagrams is" => "timing diagram is"
- p.387, Figure 11.8: "a\_req, n\_req, r\_rq" => "a\_reg, n\_reg, r\_reg"
- p.398, Figure 11.11: "a\_req, n\_req, r\_rq" => "a\_reg, n\_reg, r\_reg"
- p. 404, 3<sup>rd</sup> paragraph, 3<sup>rd</sup> line: "FSDM" => "FSMD"
- p. 412, Listing 11.7, line 62: "a\_next(0)" => "b\_next(0)"
- p. 415, Figure 11.19, add shift state: " $n \leftarrow next$ " => " $n \leftarrow n$  next"
- p. 424, line 2: "consider a mod-5 counter" => "consider as a mod-5 counter"
- p. 430, section 12.3.1, 6<sup>th</sup> line: "cs" => "ce"
- p. 430, section 12.3.1, 2<sup>nd</sup> paragraph, 4<sup>th</sup> line: "cs" => "ce"

- p. 430, section 12.3.1, 2<sup>nd</sup> paragraph, 7<sup>th</sup> line: "cs" => "ce"
- p. 432, Figure 12.5: "cs" => "ce"
- p. 432, Figure 12.6: "cs" => "ce"
- p. 456, Figure 12.22(b), state s1: "r3  $\leftarrow$  abs(r1)" => "r1 $\leftarrow$ abs(r1)"
- p 626, Figure 16.12: "strectcher"=> "stretcher"
- p. 637, 7<sup>th</sup> line: "the the" => "the"
- p. 639,  $2^{nd}$  line: "The revised the talker ..." => "The revised talker ..."