Is there an easier way to do VHDL for a FSM?

• There is an easier way to write the VHDL for the finite state machine code

• Will use a “case” statement for specifying the FSM action

  • Will generate the same boolean equations
  • Will be more readable

• Will also use symbolic names for states (S0, S1, etc)

  • Can change state encoding very easily.

Previous slide

Next slide

Back to first slide

View graphic version