Modeling synchronous logic for synthesis