accumulator diagram Doulos ASIC Design and FPGA Design Services using VHDL and Verilog


From HDL component modeling to system-level descriptions, Doulos offer a variety of ASIC design and FPGA design services to supplement a client's internal engineering resources when designing state of the art products using HDL and synthesis technology.

building the ALUTeleDesign
shaking handsDoulos Project Support
checking codeDoulos Code Review Services
coding notebookHDL Coding Services


hierarchy diagramVHDL Seminar for Managers
custom magicMade-to-measure Training


river sceneDoulos Home Page

Copyright 1995-1996 Doulos
This page was last updated 24th October 1997.

mail iconWe welcome your e-mail comments. Please contact us at: webmaster@doulos.co.uk