Fairchild F9450

• Complete Mil-Std-1750A implementation

• Shared External Addr/Data Bus (IB)

  • Arbitrated bus access
  • wait signals for both addr & data

• Shortest instruction 4 clocks (logic ops), longest integer op 245 clks (dbl precision integer divide)

• Microprogrammed control

Previous slide

Next slide

Back to first slide

View graphic version