Advanced Development Environment: Quartus II

Altera Technology Roadshow 2013





MEASURABLE ADVANTAGE **

Typical FPGA Design Flow



Design entry/RTL coding and early pin planning

- · Behavioral or structural description of design
- · Early pin planning allows board development in parallel

Synthesis (mapping)

- · Translate design into device-specific primitives
- Optimization to meet required area and performance constraints

Placement and routing (fitting)

- Place design in specific device resources with reference to area and performance constraints
- · Connect resources with routing lines

Timing analysis

- Verify performance specifications were met
- Static timing analysis

PC board simulation and test

- Simulate board design
- · Program and test device on board
- On-chip tools for debugging



Advanced Development Environments: Quartus II

Quartus II: the fully integrated development tool

- Multiple design entry methods
 - Includes intellectual property- (IP-) based system design
- Up-front I/O assignment and validation
 - Enables printed circuit board (PCB) layout early in the design process
- Incremental compilation
 - Reduces design compilation and improves timing closure
- Logic synthesis
 - Includes comprehensive integrated synthesis solution
 - Advanced integration with third-party EDA synthesis software
- Timing-driven placement and routing
- Physical synthesis
 - Improves performance without user intervention
- Verification solution
 - TimeQuest timing analyzer
 - PowerPlay power analysis and optimization
 - Functional simulation
- On-chip debug and verification suite







Altera is the Leader in Innovation, ALTERA. Productivity & Performance

History of Software Innovation & Leadership



Breakthrough Productivity



© 2013 Altera Corporation—Public

Attack Your Design from Any Level of Abstraction



Qsys: Altera's System Integration Tool



Let Qsys Improve Your Productivity Where You Need It

MEASURABLE ADVANTAGE "

DSP Builder Advanced Blockset Advantages

Competitor Altera

High-level DSP design with "hand-coded" performance

- Automatic datapath pipelining and DSP block configuration
- Reduced area use with automatic datapath folding
 - Time-domain multiplex clock to share resources within design
- Fast development with automatic poly-phasing
 DSR Builder auto phases clock to drive multi CHz data re
 - DSP Builder auto-phases clock to drive multi-GHz data rates

Flexible floating point implementation

- High performance matrix operation library (QR, Cholesky)
 - Pipelined matrix decompositions to reduce data dependencies
- Floating point compiler (fused data-path technology)
 - 50-75% resource reduction and latency reduction

Achieve Performance of Hand-Coded DSP Design!





Altera OpenCL SDK – Industy's Only FPGA Solution

- Design hardware without need for FPGA knowledge or experience
- Target FPGA from software entry
- Rapidly iterate high-performance system design



© 2013 All

Explosive density

Max Logic Density (in KLEs)	65nm	40nm	28nm	20nm	14nm
Stratix	340	820	950		4000+
Arria		350	500	1150	
Cyclone	150		300		

Altera is addressing compile time challenges by:

- Faster raw compile speed: for high density designs, Altera offers 2-3X faster compilation times compared to the nearest competitor
- New Feature Rapid Recompile: Small design changes can now be made without a full re-compile, which reduces compilation times by 2x-5x average versus running another full compile
- Parallelization Multi-core computing: targets supporting 64~128 CPU cores in a small group of servers in near term

Increasing Pace of Compile Time Improvement



Roadmap to Continuing Compile Time Reduction



Altera Extends Compile Time Leadership



High Performance Leadership Example 1 (Quartus II)

Very high performance (500G) Interlaken prototype

- Fat data pipe coming into FPGA
 - 36 lanes @ 13.8Gbps = 500Gbps
- 1280-bit wide data-path
- Complex place & route challenge
- Fmax requirement of 390MHz

Quartus II software results

- Fit into a Stratix V A7 (C2) FPGA
 in <42.7K ALMs and <99K Register
- Met timing with 20% margin (468MHz)



Fast timing closure Easy integration with rest of design Reduced cost through lower speed grade

© 2013 Altera Corporation-Public

Quartus II Software Enables Unmatched System Performance



12

High Performance Example 2 (DSP Builder Adv. Blockset)

First demonstration of very large floating point matrix inversion in FPGAs

Made highly parameterizable with DSP Builder Advanced Blockset

1 million matrices/s – (Cholesky 20x20 Matrix Inversion)

No competing solution can provide this level of throughput



Matrix Size/ Vector Size	Fmax [MHz]	Throughput kMatrices/s	Latency [µs]
50x100/50	259	32.82	43.3
100x200/50	260	6.17	204.5
100x200/100	207	8.76	167
400x400/100	203	0.315	3970

QR Decomposition

Masking unaccounted elements In the vector dot product Zeros/VectorSize.1) single (10) Const Con

Channel Size/ Matrix Size/ Vector Size	Fmax [MHz]	Throughput kMatrices/s	Latency [µs]
1 / 360x360 / 90	189	1.43	1112
20 / 60x60 / 60	234	118	330
64 / 30x30 / 30	288	544	222
50 / 20x20 / 20	236	1000	98.6

*BDTI verified: <u>http://www.altera.com/literature/wp/wp-01187-bdti-altera-fp-dsp-design-flow.pdf</u>

Cholesky

High Performance Example 3 (OpenCL)

Wall street option pricing algorithm

- Monte-Carlo simulation
 - Heston Model

$$dS_{t} = \mu S_{t} dt + \sqrt{v_{t}} S_{t} dW_{t}^{S}$$
$$dv_{t} = \kappa (\theta - v_{t}) dt + \xi \sqrt{v_{t}} dW_{t}$$

- ND Range
 - Assets x Paths (64x100000)

FPGA advantage

Complex control flow

Results

Platform	Power (W)	Performance (Msims/s)	Msims/W
W3690 Xeon Processor	130	32	0.25
nVidia Tesla C2075	225	63	0.28
PCIe385 D5 Accelerator	23	170	7.40

Ultra Fast Hardware Starting from C-Level Abstraction!

Demo: Multi-Asset Barrier Option Pricing via Monte-Carlo Simulation

CPU

110.88

0

13.853

130

5.77E+05

4.44E+03

120

140

80000

.5x more efficient

40000 Paths/J 50000 60000 70000

Demo Help

Payoff

Barriers hit

Time (s)

Power (w)

Paths / s

Paths / |

Altera OpenCl

Intel OpenCI

Altera OpenCl

Intel OpenCi

Simulation Results

Setup Parameters Simulation Results

FPGA

110.854

0

4.678

22

1.71E+06

7.77E+04

3.0x

30000

5.9x less power

faster

(ime (s)

Release Strategy





- More and more complex system requirements heavily challenge FPGA&SoC development environments
- Quartus II offers the breakthrough advantages and solutions
 - Innovations: Qsys, OpenCL
 - Productivity: Quicker compile time; DSP Builder; eSW
 - Performance: Highest performance in FPGA industry



Learn to use Quartus II today

www.altera.com

- Click **Training** on the top
- Click Training Courses to find out Altera customer training courses

www.altera.com

- Click **Training** on the top
- Click **Demonstrations** to watch live demonstration about software usages

www.altera.com

- Click **Training** on the top
- Click Webcasts & Videos to learn featured Altera technologies

www.altera.com

- Click **Download Center** on the top
- Download software and start to try it today
- Free Quartus II Web Edition is available
- Free evaluation license is available with time limits





Thank You



© 2013 Altera Corporation-Public

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www altera.com/legal.



MEASURABLE ADVANTAGE M