Timing Analyzer

Clocks Page (Settings Dialog Box)

NOTE You can open this page from the Settings dialog box.

Allows you to specify a global frequency requirement for the design, or to create clock settings that specify requirements for individual clock signals in the design.

Pointer Click any item in this picture for information on that item:


project timing Delete OK Cancel other Timing Analysis Reporting Page Specify circuit frequency as cut paths between unrelated clock domains Default External Delays New Clock Settings Edit Clock Settings Files & Directories HDL Input Settings EDA Tool Settings Default Logic Options Settings Default Parameter Settings Compiler Settings Timing Settings Simulator Settings Software Build Settings Stratix GX Registration HardCopy Settings


Back to Top

- PLDWorld -

 
Created by chm2web html help conversion utility.