See Also

You can open this page from the Settings dialog box, or by choosing Timing Settings (Assigments menu).

The pages under this category allow you to specify timing settings that control timing analysis. When timing-driven compilation is engaged, these settings may also affect design fitting. You can use this command to specify project-wide timing requirements, external input or output delays, path-cutting options, and timing analysis reporting restrictions. In addition, you can create clock settings if you want to specify f_MAX requirements for selected clock signals in the design.

Click any item in this picture for information on that item:

Back to Top