See Also

Directs the Compiler to maintain the original user design hierarchy when generating the VHDL Output File (.vho) or Verilog Output File (.vo) output netlist for the project.