 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
u |
Allows Customer
to Delay Silicon Choice
|
|
|
|
l |
Let logic
designers be logic designers
|
|
|
u |
Preserves
Investment in Chosen Tools and Training
|
|
u |
Simplifies
Design Re-Use Challenges
|
|
|
u |
Simplifies
Board-Level Issues
|
|
|
|
l |
Lower Power
consumption
|
|
|
|
l |
Single chip
|
|
|
|
l |
Non-volatile and
re-programmable
|
|
|
|
l |
Live at power-up
|
|