



SRAM Design and Consideration

Shahab Ardalan

VLSI Research Group
Department of Electrical and Computer Engineering
University of Waterloo


**Slides are from slides of the Rabaey book*

Semiconductor Memory Classification


Read-Write Memory		Non-Volatile Read-Write Memory	Read-Only Memory
Random Access	Non-Random Access	EPROM E ² PROM FLASH	Mask-Programmed Programmable (PROM)
SRAM	FIFO LIFO Shift Register CAM		
DRAM			



Memory Timing: Definitions




Memory Architecture: Decoders



Intuitive architecture for $N \times M$ memory

Too many select signals:

N words == N select signals




Decoder reduces the number of select signals

$$K = \log_2 N$$



Array-Structured Memory Architecture

Problem: ASPECT RATIO or HEIGHT \gg WIDTH



Read-Write Memories (RAM)

□ **STATIC (SRAM)**


Data stored as long as supply is applied
Large (6 transistors/cell)
Fast
Differential

□ **DYNAMIC (DRAM)**


Periodic refresh required
Small (1-3 transistors/cell)
Slower
Single Ended



6-transistor CMOS SRAM Cell



CMOS SRAM Analysis (Read)




$$k_{n,M5} \left((V_{DD} - \Delta V - V_{Tn}) V_{DSATn} - \frac{V_{DSATn}^2}{2} \right) = k_{n,M1} \left((V_{DD} - V_{Tn}) \Delta V - \frac{\Delta V^2}{2} \right)$$

$$\Delta V = \frac{V_{DSATn} + CR(V_{DD} - V_{Tn}) - \sqrt{V_{DSATn}^2(1 + CR) + CR^2(V_{DD} - V_{Tn})^2}}{CR}$$




CMOS SRAM Analysis (Read)



$$CR = \frac{W_1/L_1}{W_5/L_5}$$



CMOS SRAM Analysis (Write)




$$k_{n, M6} \left((V_{DD} - V_{Tn}) V_{\bar{Q}} - \frac{V_{\bar{Q}}^2}{2} \right) = k_{p, M4} \left((V_{DD} - |V_{Tp}|) V_{DSATp} - \frac{V_{DSATp}^2}{2} \right)$$


$$V_{\bar{Q}} = V_{DD} - V_{Tn} - \sqrt{(V_{DD} - V_{Tn})^2 - 2 \frac{\mu_p}{\mu_n} PR \left((V_{DD} - |V_{Tp}|) V_{DSATp} - \frac{V_{DSATp}^2}{2} \right)},$$




CMOS SRAM Analysis (Write)



6T-SRAM — Layout



Resistance-load SRAM Cell



Static power dissipation -- Want R_L large
Bit lines precharged to V_{DD} to address t_p problem




SRAM Characteristics

Table 12-2 Comparison of CMOS SRAM cells used in 1-Mbit memory
(from [Takada91])

	Complementary CMOS	Resistive Load	TFT Cell
Number of transistors	6	4	4 (+2 TFT)
Cell size	58.2 μm^2 (0.7- μm rule)	40.8 μm^2 (0.7- μm rule)	41.1 μm^2 (0.8- μm rule)
Standby current (per cell)	10^{-15} A	10^{-12} A	10^{-13} A



Sense Amp Operation




Sense Amplifiers

$$t_p = \frac{C \cdot \Delta V}{I_{av}}$$


make ΔV as small as possible

large I_{av} small

Idea: Use Sense Amplifier





Differential Sense Amplifier



**Directly applicable to
SRAMs**




Differential Sensing — SRAM



(a) SRAM sensing scheme

(b) two stage differential amplifier

Latch-Based Sense Amplifier (DRAM)




Initialized in its meta-stable point with EQ

Once adequate voltage gap created, sense amp enabled with SE
Positive feedback quickly forces output to a stable operating point.




Single-to-Differential Conversion



How to make a good V_{ref} ?



Voltage Regulator



Equivalent Model

