Tera Multiprocessor (cont)

• Proposed configurations of 16, 32, 64, 128, 256 processors

• Clock speed of 333 Mhz

• Load/Store architecture with 31 GPR (each 64 bits)

• Instructions are 64 bits wide and can contain 3 operations

  • Memory operation
  • General Arithmetic/logic operation
  • Simple Arithmetic/logic operation or branch operation
  • Peak performance is 1 Gflop per processor

Previous slide

Next slide

Back to first slide

View graphic version